Serial Signal Frame Synchronization Without Mark Signals

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing signal processing systems require additional circuits, power consumption, and space to transmit synchronization signals, which increases complexity and reduces transmission rates when converting serial signals to parallel signals without a mark signal.

Innovation Solution

A signal processing apparatus and method that extracts channel information and data information from serial signals by generating a load signal based on a clock count, converting the signal to parallel, and correcting the load signal generation location to accurately identify information frames without a mark signal, thereby eliminating the need for additional synchronization circuits and reducing power consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If a mark signal is used for synchronization in serial-to-parallel conversion, then the conversion accuracy is improved, but the transmission rate is reduced and additional circuits are required

Engineering Contradiction:
Improveconversion accuracyVSAvoidtransmission rate
Core Design Contradiction:
Measurement precisionVSProductivity

Solution Approach 1:

The invention extracts the clock signal directly from the serial data stream itself by detecting transitions (edges) in the signal, rather than using a separate mark signal for synchronization. This removes the need for additional synchronization circuits while maintaining conversion accuracy through edge-triggered sampling.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The serial signal serves multiple functions simultaneously: it carries both the data information and the synchronization information. The transitions in the serial signal itself are used to generate the clock signal, making the data signal universal for both communication and synchronization purposes.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Measurement precision

If a mark signal is used for synchronization, then the channel identification is improved, but the power consumption increases and device complexity increases

Engineering Contradiction:
Improvechannel identificationVSAvoidcircuit complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The invention extracts synchronization information directly from the serial signal transitions without requiring separate mark signals or additional synchronization circuits. The clock signal is generated by detecting edges in the existing data stream, eliminating redundant components.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The serial signal itself provides the synchronization function through its own transitions and edges. The signal serves its own synchronization needs without external assistance, generating the clock signal internally through edge detection circuits that monitor its own transitions.

Inventive Principle:
Principle #25Self-service

3Device complexity

If the maximum clock count is fixed, then the device complexity is reduced, but the adaptability to different channel configurations is worsened

Engineering Contradiction:
Improvecontrol complexityVSAvoidchannel configuration adaptability
Core Design Contradiction:
Device complexityVSAdaptability or versatility

Solution Approach 1:

The maximum clock count is made dynamic and adjustable based on the actual channel configuration. The system can adapt the clock count parameter to match the number of channels being transmitted, allowing flexible adaptation to different configurations without requiring completely different hardware designs.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The invention changes the maximum clock count parameter according to the detected channel configuration. By adjusting this parameter dynamically, the system adapts to different numbers of channels while maintaining the same basic hardware architecture, achieving versatility through parameter adjustment rather than structural changes.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS8941516B2Signal processing apparatus and signal processing method thereof
Publication Date: 2015.01.27 KOREA RES INST OF STANDARDS & SCI
  • US8941516B2 patent drawing
  • US8941516B2 patent drawing
  • US8941516B2 patent drawing

AI summary

Provided are a signal processing apparatus and a signal processing method. The signal processing method include receiving a serial signal including an information frame including channel information and data information of a corresponding channel, extracting a clock signal from the serial signal, generating a load signal when a clock count reaches a maximum clock count by calculating the clock signal; converting the serial signal to a parallel signal according to the load signal, and changing the maximum clock count by comparing parallel-converted parallel channel information with a load count indicating the number of local signals.