Serial Link Controller Clock Generation for PCI Express Compatibility
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing communication architectures, such as PCI Express, face challenges in providing efficient backwards compatibility between different generations of components and protocols, requiring support for multiple clock signals and data rates without causing electrical malfunctions.
Innovation Solution
A mechanism for multi-clock generation, alignment, distribution, and selection is implemented, using a serial communication link controller to generate and manage Gen1 and Gen2 clock signals, with a low-skew clock distribution and selection scheme that maintains a fixed phase relationship and allows dynamic switching between clock signals, ensuring compatibility and minimizing glitches.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If multiple clock signals are used to support different generations of communication protocols, then backwards compatibility is improved, but electrical malfunctions and system complexity increase
Solution Approach 1:
A clock distribution and selection mechanism is introduced as an intermediary between the clock source and communication bundles. This mechanism generates multiple clock signals (Gen1 and Gen2) from a single input clock and selectively distributes them to different bundles based on their generation requirements, preventing direct conflicts between different clock signals and eliminating electrical malfunctions while maintaining backwards compatibility
Solution Approach 2:
The communication system is segmented into multiple independent bundles, where each bundle can be independently configured to use either Gen1 or Gen2 clock signals. This segmentation allows different bundles to operate at different generations simultaneously, enabling backwards compatibility without requiring all bundles to use the same clock signal, thereby reducing electrical malfunction risks
2Adaptability or versatility
If multiple clock signals are distributed to communication bundles, then support for different data rates is improved, but clock skew and phase misalignment increase
Solution Approach 1:
The clock distribution mechanism preliminarily generates and aligns multiple clock signals (Gen1 and Gen2) before distributing them to communication bundles. By pre-synchronizing the phases and frequencies of different clock signals at the source, the system ensures precise clock alignment at each bundle, preventing data sampling errors and maintaining manufacturing precision across different data rates
3Adaptability or versatility
If dynamic switching between clock signals is implemented, then protocol flexibility is improved, but system complexity and potential glitches increase
Solution Approach 1:
The clock distribution mechanism is designed to be dynamic, allowing each communication bundle to switch between Gen1 and Gen2 clock signals based on real-time requirements. The system dynamically selects and distributes the appropriate clock signal to each bundle, enabling flexible protocol adaptation while maintaining a relatively simple overall structure through centralized clock management
Data Source
AI summary
In at least some embodiments, an electronic device includes a processor and a memory coupled to the processor. The electronic device also includes a serial communication link controller coupled to the processor, the serial communication link controller supporting dynamic reconfiguration of a plurality of communication link bundles. The serial communication link controller receives an input clock and generates first and second clock signals based on the input clock, the first and second clock signals having different clock rates and being provided to each of a plurality of communication link bundles.