Serial Interface Multiplexing Circuit for Common-Mode Voltage Isolation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High speed and low speed serial interfaces are often incompatible, with low speed signals potentially damaging high speed interface drivers due to voltage level differences, posing a challenge in upgrading IT systems that require simultaneous transmission over the same physical medium.
Innovation Solution
A high and low speed serial interface multiplexing circuit is designed with a low speed transceiver capable of handling significant common mode voltage, coupled with inductors, capacitors, and an RF switch to protect the high speed transceiver from low frequency content, ensuring seamless operation and maintaining signal integrity by minimizing stub lengths and using a transformer for common mode protection.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If low speed serial interface signals are transmitted over the same physical medium as high speed interface, then backward compatibility is achieved, but the high speed interface drivers may be damaged by voltage levels from low speed signals
Solution Approach 1:
The patent divides the single physical medium into separate transmission paths using a multiplexer. The multiplexer segments the connection so that low speed and high speed signals can share the same physical cable while being isolated in different time slots or frequency bands, preventing voltage damage to high speed drivers while maintaining backward compatibility
Solution Approach 2:
The multiplexer acts as an intermediary device between the low speed and high speed interfaces. It mediates the sharing of the physical medium by controlling signal transmission, ensuring that low speed signals do not directly expose high speed drivers to damaging voltage levels while still allowing both interfaces to operate over the same cable
2Productivity
If both low speed and high speed transmissions are allowed on the same physical medium, then resource utilization is improved, but signal integrity and compatibility between the two interfaces become problematic
Solution Approach 1:
The multiplexer implements periodic action by alternating between low speed and high speed transmission modes in time-division multiplexing. This periodic switching allows both interfaces to share the physical medium efficiently while preventing signal interference and maintaining integrity, as each interface operates during its designated time slots
Solution Approach 2:
The system changes transmission parameters dynamically based on the active interface. The multiplexer adjusts signal characteristics such as voltage levels, data rates, and timing parameters to match the requirements of the currently active interface, ensuring signal integrity for both low speed and high speed transmissions over the shared medium
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The circuit effectively handles both low and high speed transmissions without damaging the high speed transceivers, ensuring seamless operation across a wide range of frequencies and voltages, enhancing signal integrity and compatibility between different speed interfaces.
Implementation Method 1
an inductor coupled to a communication interface port of the low speed transceiver
Implementation Method 2
a capacitor coupled to a communication interface port of the high speed transceiver
Implementation Method 3
a transformer coupled to the switch and the communication interface port of the high speed transceiver
Data Source
AI summary
A high and low speed serial interface multiplexing circuit includes a low speed transceiver, a high speed transceiver, an inductor coupled to a communication interface port of the low speed transceiver, a capacitor coupled to a communication interface port of the high speed transceiver, and a transformer coupled to the communication interface port of the high speed transceiver.