Serializer Signal Conditioning for Inter-Symbol Interference Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High-speed data transfer circuitry, such as parallel in, serial out data serializers, suffer from inter symbol interference (ISI) which increases bit error rates and jitter due to inadequate signal level transitions between consecutive bits.
Innovation Solution
The implementation of decision logic circuits and pull circuits that detect toggles in the data stream and adjust the signal levels to ensure they reach their nominal values, using MOSFETs and CMOS devices to connect the input lead to appropriate voltage levels, thereby reducing ISI and jitter.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If high speed data transfer circuitry is used to increase data transfer rate, then productivity is improved, but inter symbol interference increases leading to higher bit error rate
Solution Approach 1:
The circuit performs preliminary detection of consecutive data bits with different logic levels before the signal transition occurs. When such a pattern is detected, the circuit pre-adjusts the signal level to ensure it reaches the appropriate nominal value, preventing inter symbol interference before it degrades the signal quality and causes bit errors.
Solution Approach 2:
The circuit continuously monitors the data bit stream and uses feedback from the detection of consecutive bits with different logic levels to dynamically adjust signal levels. This closed-loop approach ensures that signal transitions are corrected in real-time, maintaining signal integrity even at high data transfer rates.
2Productivity
If signal level transitions occur between consecutive bits with different logic levels, then data transmission continues, but inter symbol interference is induced due to incomplete transitions
Solution Approach 1:
The circuit detects patterns of consecutive bits with different logic levels in advance and pre-adjusts the signal level before the transition occurs. This preliminary action ensures that the signal reaches its nominal value (logical high or low) completely, preventing incomplete transitions that would cause inter symbol interference and maintain signal level accuracy.
3Device complexity
If conventional data serializer circuitry is used, then device complexity is low, but inter symbol interference reduces data transfer capability
Solution Approach 1:
The circuit segments the data bit stream processing by identifying and handling specific patterns (consecutive bits with different logic levels) separately from normal transmission. This segmentation allows the circuit to apply corrective actions only where needed, reducing inter symbol interference without requiring complete redesign of the entire serializer, thus maintaining reasonable complexity while improving data transfer capability.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution effectively reduces inter symbol interference and bit error rates by ensuring signal levels settle accurately to their nominal values, improving data transfer capability.
Implementation Method 1
using MOSFETs and CMOS devices to connect the input lead to appropriate voltage levels
Data Source
AI summary
A system and method is disclosed for reducing inter symbol interference in a high speed data transfer system. One or more decision logic circuits and one or more pull circuits are used to enable the signal level of a bit in a serial bit stream to achieve its nominal value.