SerPentine Stacked Capacitor for High-Density IC Integration

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional integrated circuits face challenges in providing high-density capacitance due to size limitations, which restricts the use of large capacitors and complicates manufacturing, especially in semiconductor devices where capacitance is essential for voltage regulation and data storage.

Innovation Solution

A serpentine, stacked plate capacitor assembly is created on a substrate with alternating layers of electrically conductive electrode layers and dielectric layers, forming a stack of capacitors with electrical conductors connected through an interconnect region, allowing for increased capacitance density and flexibility in capacitor configuration.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If conventional capacitor designs are used in integrated circuits, then manufacturing processes are simpler, but capacitance density is limited due to size constraints

Engineering Contradiction:
Improvecapacitance densityVSAvoidcapacitor structure complexity
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

The patent transitions from planar capacitor structures to three-dimensional stacked configurations. Multiple capacitor plates are arranged in vertical layers separated by dielectric materials, enabling capacitance to scale with the number of stacked layers rather than being limited to two-dimensional area. This dimensional change allows achieving high capacitance density within the footprint constraints of integrated circuits.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The capacitor structure employs nested arrangements where multiple capacitor elements are contained within a compact stacked configuration. Each capacitor plate is paired with adjacent plates through dielectric layers, creating a nested pattern of conductive and insulating layers that maximize capacitance within minimal space.

Inventive Principle:
Principle #7Nested doll (Nesting)

2Quantity of substance

If larger capacitors are used to increase capacitance, then capacitance value increases, but available circuit area is reduced

Engineering Contradiction:
Improvecapacitance valueVSAvoidcircuit area
Core Design Contradiction:
Quantity of substanceVSArea of stationary object

Solution Approach 1:

The invention exploits the vertical dimension by stacking multiple capacitor plates and dielectric layers. Instead of increasing the planar area to achieve higher capacitance, the structure extends in the vertical direction with multiple layers, allowing capacitance to increase while maintaining a compact footprint suitable for integrated circuit applications.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The capacitor structure utilizes composite arrangements of conductive plates and dielectric materials in alternating layers. This composite structure enables high capacitance density by combining materials with appropriate electrical properties in a stacked configuration, achieving high capacitance values within limited area constraints.

Inventive Principle:
Principle #40Composite materials

3Reliability

If series connected capacitors are used for high-voltage applications, then voltage handling capability increases, but total capacitance decreases

Engineering Contradiction:
Improvevoltage handling capabilityVSAvoidtotal capacitance
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

The capacitor structure divides the total capacitance into multiple series-connected capacitor elements, each capable of handling a portion of the total voltage. This segmentation allows the overall structure to withstand high voltages while maintaining reasonable total capacitance by optimizing the number and configuration of series elements.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The multi-layer stacked structure provides inherent voltage distribution across series-connected dielectric layers. Each dielectric layer acts as an independent insulating barrier, enabling the capacitor to handle high voltages through the cumulative breakdown strength of multiple layers while maintaining high capacitance through the stacked configuration.

Inventive Principle:
Principle #40Composite materials

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This design enables the creation of high-density capacitance within integrated circuits, enhancing voltage regulation and data storage capabilities while reducing manufacturing complexities and costs, and allows for efficient use in various electronic applications.

Implementation Method 1

When there is a voltage difference between the two electrodes, an electric field is created between the two electrodes thereby storing electrical energy

Methodology Applied
Scientific EffectElectric field: Electric Field

Implementation Method 2

The amount of electrical energy that can be stored on a capacitor for a given voltage across the electrodes is referred to as capacitance

Methodology Applied
Scientific EffectCapacitance: Capacitance

Implementation Method 3

The ridges forming step is carried out so that the capacitor foundation surface has convex and concave structures defining a serpentine cross-sectional shape

Methodology Applied
Scientific EffectGeometry: Geometry

Data Source

PatentUS9048341B2Integrated circuit capacitor and method
Publication Date: 2015.06.02 MACRONIX INTERNATIONAL CO LTD
  • US9048341B2 patent drawing
  • US9048341B2 patent drawing
  • US9048341B2 patent drawing

AI summary

An example of a capacitor includes a series of ridges and trenches and an interconnect region on the integrated circuit substrate. The series of ridges and trenches and the interconnect region have a capacitor foundation surface with a serpentine cross-sectional shape on the series of ridges and trenches. Electrical conductors are electrically connected to the electrode layers from the interconnect region for access to the electrode layers of the capacitor assembly.