Shared Clock Output in Current-Mode Differential Transmitters

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current-mode differential signal transmitting circuits require multiple clock output units, leading to increased pin demand, which is not feasible for devices with minimized components, and existing circuits do not efficiently share clock outputs to reduce pin count.

Innovation Solution

A current-mode differential signal transmitting circuit design where the first and second transmitting modules share a single clock outputting unit, allowing the clock signal to be received by both modules through specific connecting lines and resistors, reducing the need for multiple clock output units and pins.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If each transmitting module includes a separate clock outputting unit, then each module can independently output clock signals, but the number of clock outputting units increases with the number of transmitting modules, leading to increased pin demand

Engineering Contradiction:
Improveindependent clock signal output capabilityVSAvoidnumber of clock outputting units and pins
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges the clock outputting functionality from multiple transmitting modules into a single shared clock outputting unit. This single unit provides clock signals to multiple transmitting modules through shared connections, eliminating the need for separate clock outputting units in each module and thereby reducing the total number of pins required.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The shared clock outputting unit serves multiple transmitting modules simultaneously, making it a universal component that performs the clock signal generation function for the entire system rather than being dedicated to a single module. This multi-functional approach reduces overall device complexity while maintaining independent operation capability.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Adaptability or versatility

If multiple clock outputting units are used to support multiple transmitting modules, then each module has dedicated clock resources, but the IC pin count and area increase

Engineering Contradiction:
Improvesupport for multiple transmitting modulesVSAvoidIC area and pin count
Core Design Contradiction:
Adaptability or versatilityVSArea of stationary object

Solution Approach 1:

The patent combines the clock output functionality into a single shared unit that serves multiple transmitting modules. This merging approach maintains the system's ability to support multiple modules while significantly reducing the IC area and pin count that would be required if each module had its own dedicated clock outputting unit.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent transitions from a one-to-one mapping between clock outputting units and transmitting modules to a one-to-many relationship. By changing the dimensional relationship from dedicated individual connections to shared communal connections, the system achieves the same adaptability for multiple modules with reduced physical resources.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS7822162B2Current mode differential signal transmitting circuit sharing a clock outputting unit
Publication Date: 2010.10.26 REALTEK SEMICON CORP
  • US7822162B2 patent drawing
  • US7822162B2 patent drawing
  • US7822162B2 patent drawing

AI summary

A current-mode differential signal transmitting circuit is disclosed, including a transmitter having a first transmitting module and a second transmitting module. The first transmitting module includes a plurality of first outputting units to output first data and a clock outputting signal. The second transmitting module includes a plurality of second outputting units for outputting second data, and the first and second transmitting modules share this clock outputting unit.