Shared Coefficient Update Processor for Network PHY Modules
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In network apparatuses with multiple transport ports, independent coefficient update processors for each port lead to increased power consumption and cost, as channels require continuous coefficient adjustments.
Innovation Solution
A network apparatus with a shared coefficient update processor, where one processor is dedicated to multiple transport ports or elements within a port, operating in the time or frequency domain, using a multiplexer or bus architecture to allocate processing resources efficiently.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If independent coefficient update processors are provided for each transport port, then coefficient update reliability is improved, but device cost and power consumption increase
Solution Approach 1:
Multiple coefficient update processors are merged into a single shared processor that serves multiple transport ports. The processor is time-shared among different ports, allocating processing resources dynamically to maintain coefficient update reliability while reducing overall device cost and power consumption.
Solution Approach 2:
A single coefficient update processor is designed to perform multiple functions by serving different transport ports at different time intervals. The processor can be dedicated to one PHY module for a period of time, then switched to another, making it a universal resource that replaces multiple dedicated processors.
2Productivity
If independent coefficient update processors are provided for each transport port, then coefficient update performance is improved, but power consumption increases
Solution Approach 1:
Multiple power-consuming processor units are combined into a single shared processor that is time-shared among multiple transport ports. This merging reduces the total power consumption while maintaining the necessary coefficient update performance through efficient time-division multiplexing.
Solution Approach 2:
The shared coefficient update processor operates in periodic time slots, being dedicated to one PHY module for a period of time before switching to another. This periodic allocation ensures that each port receives sufficient processing power for coefficient updates while the processor remains idle or low-power during transition periods, reducing overall power consumption.
3Device complexity
If a shared coefficient update processor is used, then device cost is reduced, but coefficient update wait time increases
Solution Approach 1:
The shared processor operates in periodic time slots dedicated to different PHY modules, ensuring that each module receives uninterrupted processing attention at regular intervals. This periodic dedication minimizes wait times while maintaining the cost benefits of sharing a single processor across multiple ports.
Solution Approach 2:
The system proactively manages processor allocation by dedicating the processor to one PHY module for a complete processing period before switching, rather than context-switching frequently. This preliminary commitment to each module reduces overhead and wait times associated with frequent context switches.
4Area of stationary object
If a shared coefficient update processor is used, then device area is reduced, but processing resource contention increases
Solution Approach 1:
The shared processor uses periodic time-division multiplexing to allocate processing resources to different PHY modules in distinct time slots. This periodic allocation eliminates resource contention by ensuring that only one module accesses the processor at a time, while the reduced device area is achieved by consolidating multiple processors into one.
Data Source
AI summary
A network apparatus with a plurality of transport ports and a shared coefficient update processor is proposed. Each of the plurality of transport ports includes a PHY module. The coefficient update processor is coupled to each PHY module and is shared by the plurality of transport ports. The coefficient update processor decides coefficients of each PHY module. The coefficient update processor is dedicated to one of the plurality of transport ports for use in a period of time.