Shared Comparator Reception Circuit for NRZ and PAM4 Signals
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing reception circuits face challenges in efficiently handling multiple modulation methods without increasing circuit scale, as they require separate configurations for binary NRZ and 4-valued PAM4 signals, leading to larger circuit sizes and reduced reception accuracy.
Innovation Solution
A reception circuit design that shares comparator circuits for both NRZ and PAM4 signals, utilizing a determination circuit with multiple comparator phases and a logic circuit that switches operations based on the received signal, allowing for shared components and adaptive equalization.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If separate comparator circuits are provided for NRZ and PAM4 signals, then reception accuracy for each modulation method is improved, but circuit scale increases
Solution Approach 1:
The comparator circuits are designed to perform multiple functions by processing both NRZ and PAM4 signals using the same hardware infrastructure. The determination circuit selectively activates appropriate comparators based on the input signal type, allowing a single comparator circuit to serve dual purposes without sacrificing reception accuracy for either modulation method
Solution Approach 2:
The patent merges the comparator circuits for NRZ and PAM4 signals into a unified determination circuit structure. By combining the comparison functionality and sharing common components such as reference voltage generators and timing circuits, the circuit scale is reduced while maintaining the ability to accurately process both signal types
2Adaptability or versatility
If multiple comparator circuits are used to handle both NRZ and PAM4 signals, then adaptability to different modulation methods is improved, but device complexity increases
Solution Approach 1:
The determination circuit incorporates dynamic switching mechanisms that adapt its operation based on the input signal type. Control logic dynamically enables or disables specific comparator paths depending on whether NRZ or PAM4 signaling is detected, allowing the circuit to flexibly adjust its configuration without requiring permanently instantiated separate circuits for each modulation method
Solution Approach 2:
The circuit employs universal comparator blocks that can process both NRZ and PAM4 signals through selective activation. The same physical comparator hardware performs different comparison functions based on control signals, enabling high adaptability to multiple modulation methods while avoiding the complexity of duplicating entire comparator circuits
Data Source
Figure 1
Figure 2~3
Figure 4A~5
AI summary
A reception circuit includes a determination circuit including comparator circuits configured to determinate a level of a received signal and a logic circuit configured to generate a digital signal based on outputs of the comparator circuits. The determination circuit is configured to determinate by a first number of the comparator circuits when the received signal is a first signal which is a multivalued signal and determinate by a second number of the comparator circuits, the second number being smaller than the first number, when the received signal is a second signal. The logic circuit is configured to operate as a decoder which decodes outputs of the comparator circuits and generates the digital signal when the received signal is the first signal, and operates as a selector which selects an output of the comparator circuit for generating the digital signal when the received signal is the second signal.