Shared ESD Circuitry for Integrated Circuits
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Integrated circuits face damage from Electrostatic Discharge (ESD) events due to the high current discharge, and existing ESD circuitry often requires large terminating clamp circuits that occupy significant space, especially at the ends of segments.
Innovation Solution
The implementation of shared ESD circuitry with a boost bus and a shared termination system allows for a larger clamp circuit to be used between multiple segments, reducing the number of terminating clamp circuits and space occupied, while efficiently discharging ESD current through a network of NMOS transistors and diodes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional ESD circuitry with individual terminating clamp circuits is used for each segment, then ESD protection reliability is improved, but the area occupied by ESD circuitry increases significantly
Solution Approach 1:
The patent merges multiple individual terminating clamp circuits into a single shared ESD circuit that serves multiple segments. The shared ESD circuit includes a common clamp circuit that can discharge ESD current from any of the multiple segments, eliminating the need for separate clamp circuits at each segment endpoint. This combining approach maintains ESD protection reliability while significantly reducing the total area occupied by ESD circuitry.
Solution Approach 2:
The shared ESD circuit is designed with multi-functionality to handle ESD events from multiple different segments through a single circuit instance. The circuit can detect ESD events on any segment and activate the clamp circuit to discharge the current, making the ESD protection system universal across all segments rather than requiring dedicated protection circuitry for each segment.
2Reliability
If multiple individual clamp circuits are distributed across segments, then ESD current discharge capability is improved, but device complexity increases
Solution Approach 1:
The patent combines multiple ESD discharge functions into a single shared clamp circuit rather than distributing multiple independent clamp circuits across segments. This merging reduces device complexity by eliminating redundant circuit elements while maintaining the capability to discharge ESD current from multiple segments through the shared circuit.
Solution Approach 2:
The shared ESD circuit acts as an intermediary that mediates ESD current discharge for multiple segments. Instead of each segment having its own direct discharge path, the shared circuit provides a common discharge path that all segments can utilize, simplifying the overall system architecture while maintaining discharge capability.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This solution effectively reduces the space required for ESD circuitry by allowing a single large clamp circuit to serve multiple segments, thereby minimizing the overall size of the ESD protection system while ensuring effective discharge of ESD current.
Implementation Method 1
Electrostatic discharge (ESD) protection circuitry for integrated circuits is well known. For example, trigger circuits that detect an ESD event at a terminal and clamp circuits that, when activated by the trigger circuits, become conductive to provide a path for the current to flow from the terminal to ground.
Implementation Method 2
a first ESD clamp circuit coupled to the first bus for discharging current on the first bus from an ESD event... a second ESD clamp circuit coupled to the second bus for discharging current on the second bus from an ESD event
Data Source
AI summary
An integrated circuit including ESD circuitry that is shared among more than one terminal segment of the integrated circuit to discharge current from an ESD event on any of the terminal segments. The shared ESD circuitry includes a clamp circuit that is coupled to power buses of each segment to discharge current from ESD events on each segment. The shared ESD circuitry includes a trigger circuit that is coupled to nodes coupled to terminals of each segment to detect an ESD event on each segment.