Shared Memory Channel Signaling for Simultaneous Data and Commands
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing storage devices face inefficiencies in data input/output operations due to the high transmission rate of data and low transmission rate of commands over shared channels, leading to reduced data input/output efficiency.
Innovation Solution
A method and system where a memory controller transmits data and commands simultaneously over a shared channel, with the data transmitted at a higher frequency and commands at a lower frequency, using a switch circuit and data extraction circuit to manage the data signal line, allowing both data and commands to be transmitted in both directions of the channel.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If data is transmitted at high frequency through shared channel, then data transmission speed is improved, but command transmission efficiency deteriorates
Solution Approach 1:
The patent segments the shared channel into multiple sub-channels by dividing the data signal into different frequency bands. High-frequency components carry data while low-frequency components carry commands, allowing simultaneous transmission without interference. This frequency-domain segmentation resolves the contradiction by providing dedicated transmission paths for both data and commands within the same physical channel.
Solution Approach 2:
The patent transitions from time-division multiplexing to frequency-division multiplexing, adding a frequency dimension to the transmission channel. By operating in the frequency domain rather than time domain, the system enables parallel transmission of data and commands simultaneously, eliminating the sequential bottleneck that limited command transmission efficiency.
2Adaptability or versatility
If multiple memory devices share a single channel, then device integration is improved, but data input/output efficiency deteriorates
Solution Approach 1:
The patent enables the shared channel to serve multiple functions simultaneously by embedding commands within data signals and vice versa. The same physical channel handles both data transmission and command delivery for multiple memory devices through frequency-based multiplexing, maintaining channel universality while improving overall I/O efficiency through parallel operation.
Solution Approach 2:
The patent achieves continuous useful action by eliminating idle periods in the shared channel. While traditional sequential access leaves the channel idle during command transmission or data waiting periods, the frequency-division approach keeps the channel continuously utilized with data flowing at high frequency and commands embedded at low frequency, maximizing throughput for all connected memory devices.
3Reliability
If sequential transmission of commands and data is used, then signal interference is reduced, but transmission time increases
Solution Approach 1:
The patent merges command and data transmission into a single simultaneous operation through frequency-division multiplexing. Instead of separating commands and data in time, the system combines them in the frequency domain, allowing both to traverse the shared channel concurrently without interference, thus eliminating the time loss associated with sequential transmission while maintaining signal reliability.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A method of operating a storage device (110a, 110b) including first (110a) and second (110b) memory devices and a memory controller (120), which are connected to a single channel (700), the method including: transmitting first data (iDQ) output from the first memory device (110a) to the memory controller (120) through a data signal line (700) in the single channel; and transmitting a command (iCMD) to the second memory device (110b) through the data signal line (700) while the memory controller (120) receives the first data (iDQ), wherein a voltage level of the data signal line (700) is based on the command (iCMD) and the first data (iDQ) of the first memory device (110a) is loaded on the data signal line (700), and the first data (iDQ) and the command (iCMD) are transmitted in both directions of the data signal line (700).