Shared-Memory HIL Test Architecture for Device Synchronization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing HIL test systems face inefficiencies in data sharing between devices due to reliance on Ethernet communication, affecting testing results and synchronization.
Innovation Solution
A test system utilizing an I/O processing device for data sharing based on memory operations, enabling direct access to a target memory for improved synchronization and efficiency, with devices connected via high-speed serial bus or optical fiber.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If Ethernet is used for data sharing between devices, then device connectivity is achieved, but data sharing efficiency deteriorates and synchronization is affected
Solution Approach 1:
The patent introduces a shared memory as an intermediary component between multiple devices (real-time computer, I/O card, etc.). Instead of devices communicating directly through Ethernet, they all access the same physical memory space, which acts as a mediator for data sharing. This eliminates the need for network protocol processing and enables direct, efficient data access while ensuring synchronization through shared physical memory.
Solution Approach 2:
The patent extracts the data sharing function from the Ethernet communication layer and implements it directly at the hardware memory level. By taking out the data exchange operation from the network communication domain and placing it in the memory domain, the system achieves much higher data sharing efficiency and eliminates network-induced synchronization issues.
2Speed
If Ethernet communication is used for data exchange, then device connectivity is established, but bandwidth and processing speed deteriorate
Solution Approach 1:
The patent replaces the mechanical/Ethernet communication system with a direct memory access system. Instead of using network protocols and Ethernet physical layer communication, devices access data directly through memory addresses, which is a much faster and simpler mechanism. This substitution eliminates protocol overhead and achieves higher data exchange speeds.
3Productivity
If multiple devices access data through Ethernet, then data sharing is possible, but access conflicts and synchronization issues occur
Solution Approach 1:
The patent merges the data storage space of multiple devices into a single shared physical memory. Instead of each device having separate memory spaces that require network communication to access, all devices share the same physical memory addresses. This merging eliminates access conflicts and ensures that all devices see the same data state, achieving perfect synchronization.
Data Source
Figure 1~4
Figure 5~7
Figure 8~9
AI summary
A test system, relating to the technical field of testing. The test system comprises: at least one I/O unit and a plurality of devices. The plurality of devices comprise a real-time calculation device and an I/O processing device; the I/O processing device is connected to the at least one I/O unit; and the I/O unit is used for being directly or indirectly connected to a DUT. When testing the DUT, target data required to be shared among the devices is shared based on writing and reading data into and from a memory by the devices. The I/O processing device is used to transmit data between the device and the I/O unit connected to the I/O processing device. The sharing of the data required to be shared among devices is achieved on the basis of the reading and writing of data into and from the memory by the devices, so as to maintain data consistency among the devices.