Shared-Node Driving Circuit Layout for Narrow-Border Displays

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional drive circuit designs for ultra-high-resolution displays face challenges in accommodating increased rows of driving circuits, leading to vertical space constraints and horizontal space expansion, which increases borders.

Innovation Solution

A driving circuit design that shares nodes among multiple rows of pixel circuits, utilizing a first node control circuit, a second node control circuit, and a driving output circuit to control driving signals, reducing the number of transistors and saving horizontal space.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If each row of pixels corresponds to a row of drive circuits in conventional layout design, then the vertical space occupied by drive circuits is sufficient to accommodate transistors, but the horizontal space increases and borders are increased

Engineering Contradiction:
Improvevertical space of drive circuit rowVSAvoidhorizontal space and border width
Core Design Contradiction:
Area of stationary objectVSLength of stationary object

Solution Approach 1:

Multiple rows of pixel circuits (specifically 2N rows) share a common drive circuit. The drive circuit includes a first node control circuit, second node control circuit, and driving output circuit that collectively control multiple pixel row selections, merging the function of multiple separate drive circuits into one unified structure.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The drive circuit is designed with multi-functional nodes that can be controlled to select different pixel rows. The first and second nodes and their control circuits serve multiple purposes: controlling different pixel row selections, managing driving signals, and coordinating with multiple pixel circuits simultaneously, thereby reducing the need for dedicated drive circuits for each pixel row.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Productivity

If the number of rows of driving circuits is increased for ultra-high-resolution displays, then the display resolution is improved, but the vertical space constraint and horizontal space expansion are worsened

Engineering Contradiction:
Improvedisplay resolutionVSAvoidvertical space and horizontal space
Core Design Contradiction:
ProductivityVSArea of stationary object

Solution Approach 1:

The patent implements a sharing mechanism where one drive circuit serves 2N rows of pixel circuits. This merging approach allows ultra-high-resolution displays to be achieved without proportionally increasing the number of drive circuit rows, thereby maintaining compact vertical space and reducing horizontal border requirements.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The drive circuit uses multiple control nodes (first node, second node, and their respective control circuits) to manage selections across multiple pixel rows in a structured manner. This multi-dimensional control approach enables a single drive circuit to efficiently manage many more pixel rows than traditional one-to-one designs, resolving the space constraint issue.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Data Source

PatentUS20260038443A1Driving circuit, driving method and display device
Publication Date: 2026.02.05 BEIJING BOE TECH DEV CO LTD
  • US20260038443A1 patent drawing
  • US20260038443A1 patent drawing
  • US20260038443A1 patent drawing

AI summary

A driving circuit, a driving method, a display substrate and a display device are provided. The driving circuit includes N driving output terminals, a first node control circuit, a second node control circuit and a driving output circuit; the first node control circuit is electrically connected to the first node, and is configured to control the potential of the first node; the second node control circuit is electrically connected to the second node, and is configured to control the potential of the second node; the driving output circuit is electrically connected to the first node, the second node and the N driving output terminals respectively, and is configured to control the n-th driving output terminal to output the n-th driving signal under the control of the potential of the first node and the potential of the second node.