Shared Tracking Circuit for Memory Macros
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Synchronous memory macros require a significant die area for individual tracking circuits, which is inefficient and can be reduced by sharing a tracking circuit among multiple memory macros.
Innovation Solution
Implementing a shared tracking circuit among multiple memory macros, reducing the load and driving capability of the tracking driver based on a reduction ratio, and reshaping electrical lines to minimize layout areas, thereby reducing the total die area occupied by the tracking circuit.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If each memory macro includes an individual tracking circuit, then tracking functionality is ensured, but the total die area increases significantly
Solution Approach 1:
Multiple memory macros share a common tracking circuit instead of each having its own dedicated tracking circuit. The tracking circuit is implemented as a shared resource that serves multiple memory macros, thereby reducing the total die area while maintaining tracking functionality for all macros.
Solution Approach 2:
The tracking circuit is designed to perform universal tracking functions for multiple memory macros simultaneously. A single tracking circuit instance can service multiple macros, making the tracking functionality multi-functional rather than dedicated to a single macro.
2Area of stationary object
If tracking driver load and driving capability are reduced based on reduction ratio, then die area is reduced, but tracking precision may be compromised
Solution Approach 1:
The tracking driver parameters (load and driving capability) are adjusted using a reduction ratio to optimize the balance between die area and tracking precision. By changing these parameters systematically, the design achieves area reduction while maintaining adequate tracking functionality for the shared macros.
Data Source
AI summary
A system comprises a plurality of first memory macros and a first tracking circuit to be shared by the plurality of first memory macros. The first tracking circuit includes at least one of a first tracking circuit associated with a row of memory cells of a first memory macro of the plurality of first memory macros, a first tracking circuit associated with a column of memory cells of the first memory macro of the plurality of first memory macros, a first decoder tracking circuit associated with decoding circuitries of the first memory macro of the plurality of first memory macros, and a first input-output tracking circuit associated with input-output circuitries of the first memory macro of the plurality of first memory macros.


