Shielded Socket Pin Design for Signal Crosstalk Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Signal crosstalk between adjacent pins in CPU packages and motherboards can lead to interference, with existing ground pins often failing to provide sufficient protection, resulting in undesired signal interference levels.

Innovation Solution

The introduction of specifically designed pin shapes with adjacent retention post or cantilever mount segments, where signal and ground pins are positioned to overlap, providing a shielding effect and improving the signal-to-noise ratio by reducing far-end crosstalk (FEXT).

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Object-affected harmful factors

If traditional ground pin arrangements are used, then device complexity is reduced, but signal crosstalk increases causing interference

Engineering Contradiction:
Improvesignal crosstalkVSAvoidpin arrangement complexity
Core Design Contradiction:
Object-affected harmful factorsVSDevice complexity

Solution Approach 1:

The pin arrangement is segmented into specific patterns where ground pins are strategically positioned between signal pins to create isolated signaling regions. This segmentation reduces electromagnetic coupling between adjacent signal pins, thereby reducing crosstalk while maintaining a manageable pin configuration structure.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Ground pins serve as intermediary elements positioned between signal pins. These ground pins act as electromagnetic shields that intercept and redirect electromagnetic fields, preventing direct coupling between signal pins and reducing crosstalk interference.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If ground pins are positioned to provide shielding, then signal-to-noise ratio improves, but manufacturing precision requirements increase

Engineering Contradiction:
Improvesignal-to-noise ratioVSAvoidpin positioning precision
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The pin arrangement implements local quality by creating specific regions with different electromagnetic characteristics. Ground pins are concentrated in areas where electromagnetic shielding is most needed, while signal pins are positioned in regions optimized for signal transmission. This localized optimization improves signal-to-noise ratio without requiring uniform high precision across the entire pin array.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The invention changes the spatial parameters of pin positioning, specifically the distances and relative positions between ground pins and signal pins. By optimizing these parameters, the design achieves effective electromagnetic shielding and improved signal-to-noise ratio while keeping manufacturing precision requirements within acceptable limits.

Inventive Principle:
Principle #35Parameter changes

3Object-affected harmful factors

If adjacent pins are positioned to overlap for shielding, then FEXT reduction is achieved, but pin area increases

Engineering Contradiction:
Improvefar-end crosstalkVSAvoidpin arrangement area
Core Design Contradiction:
Object-affected harmful factorsVSArea of stationary object

Solution Approach 1:

The pin arrangement employs a nested pattern where ground pins and signal pins are interlaced in specific sequences. This nesting creates overlapping electromagnetic field regions that provide shielding against far-end crosstalk while efficiently utilizing the available pin array space, minimizing the overall area required.

Inventive Principle:
Principle #7Nested doll (Nesting)

Data Source

PatentUS20220263262A1Shielded socket pin for device-to-device connection
Publication Date: 2022.08.18 INTEL CORP
  • US20220263262A1 patent drawing
  • US20220263262A1 patent drawing
  • US20220263262A1 patent drawing

AI summary

Examples described herein relate to a system that includes: a first signal pin and a first ground pin adjacent to the first signal pin. In some examples, the first signal pin comprises a first portion, a second portion, and a third portion. In some examples, the first ground pin comprises a first portion, a second portion, and a third portion, the second portion of the first signal pin comprises a vertical mount, the second portion of the first ground pin comprises a vertical mount, and the second portion of the first signal pin and the second portion of the first ground pin are arranged proximate one another.