Display Pixel Layout with Shielded Stacked Connecting Patterns
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Crosstalk occurs between data lines and connecting patterns in display devices, limiting the reduction of pixel structure area on a plane and affecting display quality.
Innovation Solution
The display device incorporates a shielding pattern that overlaps and shields the connecting pattern, reducing the area occupied by the connecting pattern, and includes a second connecting pattern that partially overlaps the first connecting pattern to prevent crosstalk, allowing for a reduced pixel structure area and increased resolution.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the connecting pattern is made larger to ensure proper electrical connection, then the reliability of electrical connection is improved, but the area occupied by the pixel structure increases
Solution Approach 1:
The patent utilizes multi-layer stacking to connect components vertically rather than expanding horizontally. The first and second connecting patterns are disposed at different layers, with the second connecting pattern overlapping the first connecting pattern in the plan view. This vertical stacking approach reduces the planar area occupied by connecting patterns while maintaining reliable electrical connections through proper layer-to-layer contact.
Solution Approach 2:
The patent implements nesting by placing the second connecting pattern within the projected area of the first connecting pattern. The second connecting pattern is disposed on top of the first connecting pattern, with partial overlap in the plan view, allowing one connecting structure to be nested within another. This nesting arrangement minimizes the total area occupied by connecting patterns while ensuring electrical connectivity through the stacked configuration.
2Area of stationary object
If the data line is positioned closer to the connecting pattern to reduce pixel area, then the pixel structure area is reduced, but crosstalk between the data line and connecting pattern occurs
Solution Approach 1:
The patent introduces a shielding pattern as an intermediary element between the data line and the connecting patterns. The shielding pattern is disposed between the data line and the first connecting pattern, with the data line overlapping both the shielding pattern and the first connecting pattern. This shielding pattern acts as a mediator that blocks electromagnetic interference and prevents crosstalk while allowing the data line to be positioned closer to the connecting patterns, thus reducing pixel structure area without sacrificing signal integrity.
3Manufacturing precision
If the connecting pattern area is reduced to increase resolution, then the display resolution is improved, but the electrical connection reliability may be compromised
Solution Approach 1:
The patent transitions from two-dimensional planar connections to three-dimensional stacked connections. By disposing connecting patterns at different layers with vertical overlap, the electrical connection path is moved to the vertical dimension. This allows the connecting patterns to be smaller in planar area (improving resolution) while maintaining reliable electrical connections through the vertical stacking configuration.
Solution Approach 2:
The patent merges multiple functions into the stacked connecting pattern structure. The first and second connecting patterns serve both as electrical connection elements and as space-saving features. By combining the electrical connection function with the area-reduction function through vertical stacking, the design achieves both high resolution and reliable connectivity simultaneously.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A display device includes a substrate, a first active pattern, a first gate electrode, a second gate electrode, a second active pattern, a third gate electrode, a first connecting pattern, and a second connecting pattern. The first connecting pattern is disposed on the second active pattern and is electrically connected to the first gate electrode, and the second connecting pattern is disposed on the first connecting pattern and is electrically connected to the first connecting pattern and the second active pattern.