Shielding Conductive Layer Layout for Low-Capacitance Displays

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing display apparatuses face challenges in achieving high quality and high resolution while maintaining a thin and lightweight design, particularly due to issues with parasitic capacitance and resistance in the pixel circuit components.

Innovation Solution

Incorporation of a shielding conductive layer between the data line and node connection line, connected to the driving voltage line, which reduces parasitic capacitance and ensures lower resistance in the scan line, thereby improving the efficiency and quality of the display.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If a shielding conductive layer is added between the data line and node connection line, then parasitic capacitance is reduced and display quality is improved, but device complexity increases

Engineering Contradiction:
Improvedisplay qualityVSAvoidstructure complexity
Core Design Contradiction:
Manufacturing precisionVSDevice complexity

Solution Approach 1:

A shielding conductive layer is introduced as an intermediary element between the data line and node connection line. This intermediate conductive structure acts as a barrier to reduce parasitic capacitance coupling between adjacent signal lines, thereby improving display quality without requiring fundamental changes to the existing pixel circuit architecture.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent modifies the electrical parameters of the pixel circuit by adding the shielding conductive layer, which changes the capacitance characteristics between signal lines. This parameter change reduces parasitic capacitance effects, allowing for more accurate voltage control and improved image display performance.

Inventive Principle:
Principle #35Parameter changes

2Measurement precision

If the scan line resistance is reduced for better signal transmission, then display control accuracy is improved, but the complexity of maintaining low resistance increases

Engineering Contradiction:
Improvecontrol accuracyVSAvoidresistance control complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent focuses on changing the resistance parameter of the scan line by optimizing its material composition and geometric dimensions. By adjusting these parameters, the scan line achieves lower resistance for better voltage signal transmission to the pixel electrodes, improving display control accuracy.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The scan line is constructed using composite material structures that combine different conductive materials to achieve optimal electrical properties. This composite approach allows for reduced resistance while maintaining compatibility with the existing manufacturing process and other circuit components.

Inventive Principle:
Principle #40Composite materials

Data Source

PatentUS20260007008A1Display apparatus including a shielding conductive layer
Publication Date: 2026.01.01 SAMSUNG DISPLAY CO LTD
  • US20260007008A1 patent drawing
  • US20260007008A1 patent drawing
  • US20260007008A1 patent drawing

AI summary

A display apparatus including a shielding conductive layer is disclosed. The display apparatus includes a substrate, a driving thin film transistor disposed on the substrate, wherein the driving thin film transistor includes a driving semiconductor layer and a driving gate electrode, a scan line overlapping the substrate and extending in a first direction, a data line extending in a second direction crossing the first direction, wherein the data line is insulated from the scan line by an insulating layer, a node connection line disposed on a same layer as the scan line, and a shielding conductive layer disposed between the data line and the node connection line, in which a first end of the node connection line is connected to the driving gate electrode via a first node contact hole.