Display Panel Shift Register Layout for Narrow-Bezel Driving
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The design of peripheral driver circuits in display panels, particularly in the bezel region, affects the display effect of pixel units and requires optimization for improved control and drive efficiency.
Innovation Solution
A display panel with a driver circuit including a shift register, comprising an input circuit, a control circuit, and an output circuit, where the control circuit is designed with reduced transistor count to minimize bezel width and enhance control signal output, utilizing a first and second output circuit controlled by distinct voltage signals to drive pixel units effectively.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the driver circuit uses a conventional design with sufficient transistors, then the control capability and drive capability are sufficient, but the transistor occupation area increases and the bezel width increases
Solution Approach 1:
The patent changes the voltage signal parameters by introducing a specific voltage signal line connected to the control electrode of the third transistor, enabling the transistor to operate in different states (on/off) based on voltage levels. This allows efficient control signal generation with fewer transistors, resolving the contradiction between control capability and area occupation
Solution Approach 2:
The driver circuit is designed to perform multiple functions using a reduced number of transistors. The circuit can output both first control signals and second control signals through the same output terminal by controlling different transistor states, making the circuit multi-functional and reducing overall transistor count while maintaining control capability
2Power
If the driver circuit uses a conventional design with sufficient transistors, then the drive capability is sufficient, but the transistor occupation area increases and the bezel width increases
Solution Approach 1:
The patent utilizes voltage signal parameter changes to control transistor on/off states, enabling efficient drive signal generation. By controlling the third transistor through voltage signals, the circuit can switch between different drive states without requiring additional transistors, thus maintaining drive capability while reducing area
Solution Approach 2:
The patent merges the drive signal generation function with the control signal output function in the same circuit structure. The first and second output circuits share common elements and can output different control signals through the same terminal, reducing transistor occupation area while maintaining sufficient drive capability
3Reliability
If the driver circuit outputs both first control signals and second control signals, then the control effect is enhanced, but the circuit complexity increases
Solution Approach 1:
The driver circuit is designed as a multi-functional circuit that can output both first control signals (for first pixel units) and second control signals (for second pixel units) through the same output terminal. By controlling different transistor states, the circuit achieves multiple output functions without proportionally increasing complexity
Solution Approach 2:
The circuit employs periodic switching of transistor states controlled by voltage signals to generate different control signals at different time periods. This periodic action allows the same circuit structure to produce different control outputs sequentially, enhancing control effect without permanently increasing circuit complexity
Data Source
AI summary
Provided are a display panel and a display device which belong to the field of display technology. The display panel includes a driver circuit including a shift register, where the shift register includes an input circuit connected to at least an input signal terminal, a first clock signal line, and a first node; a control circuit connected to at least a first voltage signal line, a second voltage signal line, the first node, a second node, and a third node, where the first node and the third node are directly connected or connected through a first adjustment circuit; and an output circuit including a first output circuit and a second output circuit, where the first output circuit is connected to at least the first voltage signal line, the third node, and an output signal terminal.