Shift-Register Divider Circuit for Short-Cycle Clock Division
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional divider circuits, particularly those using flip-flops, often malfunction when handling clock signals with short cycles due to slow operation speed and failure in generating clock signals.
Innovation Solution
A divider circuit design that includes a shift register and a divided signal output circuit, utilizing multiple pulse signals to generate a clock signal with a longer cycle, where X first transistors and X second transistors are sequentially turned on to control the voltage of the output signal, ensuring the clock signal is set to specific voltages, thereby preventing malfunctions and improving operation speed.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If a conventional divider circuit including a flip-flop is used, then the circuit configuration is simple, but the operation speed is slow and malfunctions occur when dividing clock signals with short cycles
Solution Approach 1:
The divider circuit is segmented into multiple functional blocks: a shift register that generates multiple pulse signals, and a divided signal output circuit that selectively outputs clock signals based on these pulse signals. This segmentation allows each block to operate independently and efficiently, improving overall operation speed while maintaining functional simplicity
Solution Approach 2:
The circuit uses dynamic control through multiple pulse signals generated by the shift register, which sequentially activate different transistors in the divided signal output circuit. This dynamic operation enables the circuit to handle short cycle clock signals effectively by rapidly switching between different output states based on the timing of pulse signals
2Device complexity
If a conventional divider circuit including a flip-flop is used, then the circuit configuration is simple, but malfunctions occur when dividing clock signals with short cycles
Solution Approach 1:
By dividing the circuit into a shift register section and a divided signal output section, each with specific functions, the circuit achieves more reliable operation. The shift register generates precisely timed pulse signals that control the output circuit, ensuring accurate clock signal division even for short cycle inputs
Solution Approach 2:
The shift register generates multiple pulse signals in advance before the actual division operation is needed. These pre-generated pulse signals are ready to immediately control the output circuit when a short cycle clock signal is input, preventing malfunctions by ensuring control signals are available before they are required
3Speed
If multiple pulse signals are generated and X first transistors and X second transistors are used to control voltage, then operation speed is improved and malfunctions are prevented, but the circuit configuration becomes more complex
Solution Approach 1:
The shift register serves multiple functions: it generates multiple pulse signals, provides timing control for the output circuit, and enables the circuit to handle various clock signal cycles. This multi-functionality reduces the need for separate components, balancing improved operation speed with acceptable circuit complexity
Solution Approach 2:
The circuit changes parameters by using multiple pulse signals with different timing characteristics to control different transistors. This parameter-based control allows the circuit to achieve high operation speed by rapidly adjusting which transistors are active, rather than relying on complex structural changes
Data Source
AI summary
A divider circuit includes a shift register which generates 2X (X is a natural number greater than or equal to 2) pulse signals in accordance with a first clock signal or a second clock signal and outputs them, and a divided signal output circuit which generates a signal to be a third clock signal with a cycle X times longer than a cycle of the first clock signal in accordance with the 2X pulse signals and outputs it. The divided signal output circuit includes X first transistors which control whether voltage of the signal to be the third clock signal is set to first voltage; and X second transistors which control whether voltage of the signal to be the third clock signal is set to second voltage.