Shift Register for Dual Scanning Gate Driving Circuit
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing gate driving circuits for array substrates in GOA mode require complex structures and numerous control signals to achieve dual scanning functions, increasing complexity and cost.
Innovation Solution
A shift register with a buffer discharging device, holding device, output device, pull-down device, charging device, and specific transistor configurations that allow for dual scanning with only two control signals, reducing the number of devices and control signals needed compared to single-direction scanning circuits.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If the gate driving circuit is designed to achieve dual scanning function, then the scanning versatility is improved, but the device complexity and number of control signals increase
Solution Approach 1:
The shift register circuit achieves dual scanning function (forward and backward scanning) using the same circuit structure and control signals. The buffer discharging device, holding device, output device, pull-down device, and charging device work together to enable the circuit to scan in either direction based on the input signal state, eliminating the need for separate circuits for each scanning direction.
Solution Approach 2:
The circuit uses dynamic control through the buffer discharging device that can discharge the pull-up node in different timing sequences. By controlling when the buffer discharges the pull-up node relative to the clock signals, the circuit dynamically switches between forward scanning mode and backward scanning mode without changing the physical circuit structure.
2Adaptability or versatility
If the gate driving circuit is designed to achieve dual scanning function, then the scanning versatility is improved, but the number of control signals increases
Solution Approach 1:
The same two clock signals (first clock signal and second clock signal) are used to control both forward and backward scanning operations. The buffer discharging device and holding device utilize these existing clock signals in different sequences to achieve dual scanning functionality, avoiding the need for additional dedicated control signals for direction switching.
Solution Approach 2:
The circuit uses its own internal state (whether the pull-up node has been discharged) to determine scanning direction, rather than requiring external control signals. The buffer discharging device automatically controls the discharge timing based on the input signal and clock signals, making the circuit self-regulating and eliminating the need for separate direction control signals.
3Adaptability or versatility
If more devices are added to the gate driving circuit to achieve dual scanning, then the dual scanning function is improved, but the device complexity increases
Solution Approach 1:
Each device in the shift register (buffer discharging device, holding device, output device, pull-down device, charging device) performs multiple functions. For example, the buffer discharging device controls both the discharge timing and the scanning direction, while the holding device maintains the state for both forward and backward scanning modes, maximizing the utility of each component.
Solution Approach 2:
The invention combines the direction control functionality with the existing shift register structure. The buffer discharging device merges the discharge function with the direction control function, and the holding device merges state maintenance with mode switching, reducing the total number of devices compared to having separate circuits for each function.
Data Source
AI summary
A shift register, comprising: a buffer discharging device which controls whether to transfer a signal of a fixed voltage terminal to an output terminal and whether to transfer the signal of the fixed voltage terminal and a signal of a second clock signal terminal to a pull-up node in accordance with a signal of an input terminal, a signal of a reset terminal and a level of a pull-down node; a holding device which controls the level of the pull-down node in accordance with the signal of the second clock signal terminal and a level of the pull-up node; an output device which controls whether to transfer a signal of a first clock signal terminal to the output terminal; a pull-down device which controls whether to transfer the signal of the fixed voltage terminal to the output terminal; a charging device which retains a level of the output terminal.