Shift Register Unit with Feedback for PMOS Stability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing gate drivers, particularly PMOS shift registers, are prone to performance drifts due to process fluctuations, leading to display abnormalities when there are significant changes in threshold voltage, which affects the normal operation of PMOS devices.

Innovation Solution

A shift register unit design that includes input, output, and control circuits with specific transistor configurations and capacitors, along with feedback circuits, to manage voltage differences and potentials, ensuring stable operation even under fluctuations, and a cascaded gate driver architecture to maintain consistent signal generation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If a PMOS shift register is used for gate driving, then the structure is simple, but the performance is seriously affected by process fluctuations and threshold voltage changes

Engineering Contradiction:
Improvecircuit structureVSAvoidoperation stability
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent introduces a feedback mechanism where the output signal is fed back to the adjustment terminal through a feedback circuit. This feedback loop allows the circuit to automatically adjust and compensate for threshold voltage variations and process fluctuations, thereby improving operation stability without significantly increasing circuit complexity

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent employs an adjustment terminal that can dynamically change the threshold voltage of the PMOS transistor based on process conditions and performance drifts. By changing the parameter (threshold voltage) adaptively, the circuit maintains stable operation despite process fluctuations

Inventive Principle:
Principle #35Parameter changes

2Adaptability or versatility

If the threshold voltage of PMOS transistor changes considerably, then the circuit can operate under different conditions, but the normal operation function cannot be achieved due to performance drift

Engineering Contradiction:
Improvevoltage adaptationVSAvoidoperation function
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The feedback circuit monitors the output signal and adjusts the adjustment terminal to compensate for threshold voltage changes, ensuring that the circuit maintains its normal operation function across different voltage conditions and process variations

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The circuit transitions from a static design to a dynamic one by introducing an adjustment terminal that can adaptively change parameters in real-time based on operating conditions, allowing the circuit to maintain functionality despite threshold voltage variations

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS11120720B2Shift register unit and driving method thereof, gate driver, display panel and display device
Publication Date: 2021.09.14 BEIJING BOE TECH DEV CO LTD
  • US11120720B2 patent drawing
  • US11120720B2 patent drawing
  • US11120720B2 patent drawing

AI summary

A shift register unit and a method for driving the same, a gate driver including the same, a display panel and a display device. The shift register unit includes an input terminal, a first voltage terminal, a second voltage terminal, a first clock signal terminal, a second clock signal terminal, an adjustment terminal, an output terminal, a transfer terminal, an input circuit, a first control circuit, and an output circuit. The shift register unit avoids unstableness of the output signal caused by abnormal leakage of charges during the normal output by providing an adjustment signal, and separates the output signal from the transfer signal by means of the output terminal and the transfer terminal, which can reduce the sizes of transistors connected to the output terminal and the transfer terminal, thereby saving the layout area of the shift register unit and decreasing the power consumption thereof at the same time.