Shift Register Gate Circuit to Prevent Abnormal Transistor Activation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing shift register units in display devices are prone to abnormal signal output due to abnormal transistor activation, leading to abnormal display screens.

Innovation Solution

A shift register unit design incorporating specific transistor configurations and capacitors to optimize voltage waveforms, preventing abnormal transistor activation and ensuring stable output signals.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the clock signal is pulled down excessively in the conventional shift register unit, then the transistor M2 turns on abnormally, but this causes abnormal signal output and abnormal screen display

Engineering Contradiction:
Improvesignal output stabilityVSAvoidabnormal transistor activation
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The patent applies preliminary anti-action by introducing a control signal that preemptively prevents the transistor M2 from turning on abnormally. The control signal is designed to counteract the excessive clock signal pull-down effect before it can cause abnormal transistor activation, thereby preventing the harmful effect rather than correcting it after occurrence

Inventive Principle:
Principle #9Preliminary anti-action

Solution Approach 2:

The patent introduces a control signal as an intermediary element that mediates between the clock signal and transistor M2. This control signal acts as a buffer or gate that regulates the interaction between the clock signal and the transistor, preventing direct harmful effects while maintaining normal operational functionality

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If the shift register unit uses a simple transistor configuration, then the device complexity is low, but the output signal waveform is not optimized and abnormal displays occur

Engineering Contradiction:
Improvedisplay normalityVSAvoidcircuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies segmentation by dividing the shift register unit into distinct functional modules: an input module for signal reception, control modules for signal processing and regulation, and an output module for signal transmission. This modular segmentation allows each module to be optimized independently for its specific function while maintaining overall system reliability

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces control signals and control modules as intermediary elements between the input and output modules. These intermediaries process and optimize the signal waveform, ensuring proper signal levels and timing while preventing abnormal transistor activation, thus improving display reliability without requiring a complete redesign of the entire circuit

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS12633244B2Shift register unit, gate drive circuit, and display device
Publication Date: 2026.05.19 EVERDISPLAY OPTRONICS (SHANGHAI) CO LTD
  • US12633244B2 patent drawing
  • US12633244B2 patent drawing
  • US12633244B2 patent drawing

AI summary

The present application provides a shift register unit, a drive circuit, and a display device. The shift register unit includes an input module, a first control module, a second control module, a third control module, a first output module, a second output module, a first capacitor, a second capacitor, and a third capacitor. The input module controls the potential at the first node, the first control module controls the potential at the second node, and the second control module and the third control module control the potential at the third node. One terminal of the first capacitor is connected to the first node. One terminal of the second capacitor is connected to the second node. One terminal of the third capacitor is connected to the third node.