Shift Register Driver Circuit for Stable Gate Potentials
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional driver circuits experience malfunctions due to timing deviations in transistor switching operations, particularly in flip-flop circuits, caused by noise and transistor deterioration, especially when using amorphous semiconductor transistors.
Innovation Solution
The driver circuit incorporates a shift register with specific transistor configurations and signal potentials to stabilize gate terminal potentials, using transistors with microcrystalline semiconductor layers and controlled potential differences and phases to prevent floating states and transistor deterioration.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a gate terminal of a pull-up transistor in a flip-flop circuit enters into a floating state in a non-selection period, then noise generated in the non-selection period adversely affects the potential of the gate terminal, but maintaining the gate terminal connected prevents transistor deterioration and timing deviation
Solution Approach 1:
A capacitor is introduced as an intermediary element between the gate terminal and ground. This capacitor acts as a mediator that blocks high-frequency noise while allowing the gate terminal to maintain a stable DC potential level, thus preventing both noise interference and transistor deterioration simultaneously
Solution Approach 2:
The potential level of the gate terminal is actively controlled by adjusting the capacitance value and connection configuration. By changing the electrical parameters (capacitance, potential level) of the gate terminal circuit, the system achieves optimal balance between noise rejection and transistor protection
2Ease of manufacture
If transistors with amorphous semiconductor layers are used in flip-flop circuits, then device complexity is reduced and manufacturing is easier, but the transistors deteriorate easily causing timing deviation and malfunctions
Solution Approach 1:
Protective structures such as capacitors and carefully designed connection configurations are built into the circuit beforehand to cushion against the inherent deterioration of amorphous semiconductor transistors. This preventive approach compensates for the material's weaknesses before they cause failures
Solution Approach 2:
The circuit design adjusts operating parameters such as potential levels, switching timing, and capacitance values to accommodate the characteristics of amorphous semiconductor transistors, thereby improving their reliability without changing the material itself
3Device complexity
If transistor switching timing is not precisely controlled, then circuit operation is simpler, but timing deviation causes malfunctions in the driver circuit
Solution Approach 1:
The circuit design uses equipotential connections and symmetric configurations to ensure that all transistors in the shift register operate at the same potential levels and timing references, thereby achieving precise timing synchronization without complex control mechanisms
Solution Approach 2:
The flip-flop circuit design uses universal structures where the same circuit configuration and transistor types are reused throughout the shift register. This multi-functional approach ensures consistent timing behavior across all stages without requiring stage-specific control complexity
Data Source
AI summary
To suppress malfunctions in a shift register circuit. A shift register having a plurality of flip-flop circuits is provided. The flip-flop circuit includes a transistor 11, a transistor 12, a transistor 13, a transistor 14, and a transistor 15. When the transistor 13 or the transistor 14 is turned on in a non-selection period, the potential of a node A is set, so that the node A is prevented from entering into a floating state.