Shift Register Circuit Modules for Narrow-Bezel GOA Displays
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing display technologies face challenges in achieving high Pixels Per Inch (PPI) and narrow bezel designs while maintaining cost-effectiveness, particularly in integrating driving circuits on display panels using Gate driver On Array (GOA) technology.
Innovation Solution
A shift register unit is designed with specific input, control, and output circuits, including transistors and capacitors, to simplify the circuit structure and adjust pulse widths, enabling efficient integration and operation of driving circuits on display panels.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of stationary object
If driving circuits are integrated on display panel using GOA technology, then narrow bezel design and cost reduction are achieved, but circuit complexity increases
Solution Approach 1:
The shift register unit is divided into multiple functional modules: first input circuit, second input circuit, output circuit, first control circuit, and second control circuit. Each module performs a specific function, allowing the complex driving circuit to be organized into manageable segments that can be integrated on the display panel while maintaining narrow bezel design
Solution Approach 2:
The patent implements a cascaded structure where multiple shift register units are connected in sequence, with each unit containing nested sub-circuits. The first control circuit and second control circuit are nested within the shift register unit, controlling different nodes hierarchically. This nested organization enables efficient space utilization on the display panel for GOA integration
2Ease of manufacture
If circuit structure is simplified for easier integration, then manufacturing ease improves, but signal control precision may deteriorate
Solution Approach 1:
Different circuits within the shift register unit are designed with specialized characteristics optimized for their specific functions. The first input circuit uses a first transistor configuration optimized for signal input, while the second input circuit uses a different transistor arrangement for clock signal control. This local optimization ensures that each part of the simplified circuit structure maintains the precision needed for its specific signal control task
Solution Approach 2:
The shift register unit employs multiple control circuits that can be configured for different operations. The first control circuit and second control circuit can independently control different nodes, and the same basic circuit topology can be replicated across multiple shift register units in the cascaded structure. This multi-functionality allows a single standardized design to handle various signal control requirements, maintaining precision while easing manufacturing
3Manufacturing precision
If pulse width adjustment is added to enhance display quality, then image quality improves, but device complexity increases
Solution Approach 1:
The shift register unit incorporates dynamic pulse width adjustment capability through the second control circuit, which can modify the output signal characteristics based on operational requirements. The control circuits can dynamically adjust signal levels and timing to optimize display quality for different viewing conditions and content types, adding functionality without requiring entirely separate circuit systems
Data Source
AI summary
A shift register unit, a driving circuit and a display device are disclosed. The shift register unit includes a first input circuit, a second input circuit, an output circuit, a first control circuit, and a second control circuit, wherein the first input circuit is electrically connected to a first node; the second input circuit is electrically connected to the first node and a second node; the first control circuit is electrically connected to the second node and a third node; the output circuit is electrically connected to the third node, a second voltage signal line and an output terminal; and the second control circuit is electrically connected to the first node, the third node and a first voltage signal line.