Shift-Register Circuit for OLED Displays With Isolation and Anti-Leak Sub-Circuits

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing OLED gate-driving circuits face challenges in meeting high-resolution and narrow frame border requirements due to complex circuit structures and long-term stress on transistors in shift-register circuits, which affects performance and reliability.

Innovation Solution

A shift-register unit circuit is designed with a first input sub-circuit for display-input signals, a second input sub-circuit with an isolation sub-circuit for blank-input signals, an output sub-circuit for signal output, and an anti-leak sub-circuit to reduce transistor stress and improve circuit efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a conventional shift-register circuit is used to store voltages for subsequent output control, then the gate-driving circuit can function, but long-time stresses on the transistors cause performance degradation and reliability issues

Engineering Contradiction:
Improvetransistor reliabilityVSAvoidtransistor stress duration
Core Design Contradiction:
ReliabilityVSDuration of action of moving object

Solution Approach 1:

The circuit is divided into separate functional modules: a first input sub-circuit for display-input signals, a second input sub-circuit for blank-input signals, an output sub-circuit, and an anti-leak sub-circuit. This segmentation allows each module to perform its specific function efficiently, reducing overall transistor stress duration while maintaining circuit functionality.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

An isolation sub-circuit is introduced between the first node and the blank-control node to prevent direct interaction and reduce stress on critical transistors. The anti-leak sub-circuit acts as an intermediary to manage voltage levels and prevent leakage currents that would otherwise increase transistor stress duration.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Adaptability or versatility

If three sub-circuits (sense unit, scan unit, and gate/Hiz circuit) are used in the gate-driving circuit, then the circuit can perform sensing and scanning functions, but the circuit structure becomes complex and difficult to meet high-resolution and narrow frame border requirements

Engineering Contradiction:
Improvecircuit functionalityVSAvoidcircuit structure complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The sense unit circuit and scan unit circuit are merged into a unified shift-register unit circuit structure. The first input sub-circuit handles display-input signals while the second input sub-circuit handles blank-input signals, combining multiple functions into a single integrated unit that reduces overall circuit complexity while maintaining high-resolution and narrow frame border capabilities.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The shift-register unit circuit is designed to perform multiple functions: it can process display-input signals through the first input sub-circuit, process blank-input signals through the second input sub-circuit, and provide output control through the output sub-circuit. This multi-functional design eliminates the need for separate sense and scan units, reducing circuit complexity while maintaining versatility.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS20250046224A1Shift-register unit circuit, gate-driving circuit, display apparatus, and driving method
Publication Date: 2025.02.06 HEFEI XINSHENG OPTOELECTRONICS TECH CO LTD
  • US20250046224A1 patent drawing
  • US20250046224A1 patent drawing
  • US20250046224A1 patent drawing

AI summary

A shift-register unit circuit includes a first input sub-circuit configured to have a display-input terminal to receive a display-input signal, and to provide a display output-control signal to a first node; a second input sub-circuit configured to have a blank-input terminal to receive a blank-input signal for charging a blank-control node, and to provide a blank output-control signal to the first node, wherein the second input sub-circuit includes an isolation sub-circuit, wherein the isolation sub-circuit is set between the first node and the blank-control node; an output sub-circuit configured to output signal under control of the first node; and an anti-leak sub-circuit configured to provide a working voltage level to an anti-leak connection point. The anti-leak sub-circuit includes a second anti-leak transistor connected to the isolation sub-circuit.