Shift Register Unit Multi-Output Gate Driving

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The increasing resolution of display panels leads to a higher number of Gate Driver On Array (GOA) units required, resulting in increased power consumption and circuit area occupation, as each gate line needs a separate GOA unit to drive pixels, which is inefficient and costly.

Innovation Solution

A shift register unit is designed with multiple clock terminals and output circuits to output multiple gate drive signals, reducing the number of units needed by allowing a single unit to drive multiple gate lines, thereby reducing power consumption and circuit area.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If each gate line is provided with a separate GOA unit, then each pixel row can be driven independently, but the number of GOA units increases with display resolution, occupying larger circuit area and generating greater power consumption

Engineering Contradiction:
Improvegate line driving capabilityVSAvoidcircuit area
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The shift register unit is designed to output multiple gate drive signals (first output signal and second output signal) simultaneously through different output terminals, enabling a single unit to drive multiple gate lines. This multi-functional design reduces the total number of GOA units needed, thereby decreasing circuit area occupation while maintaining independent driving capability for each pixel row.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Reliability

If each gate line is provided with a separate GOA unit, then each pixel row can be driven independently, but the number of GOA units increases with display resolution, resulting in greater power consumption

Engineering Contradiction:
Improvegate line driving capabilityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by stationary object

Solution Approach 1:

A single shift register unit generates multiple gate drive signals that can sequentially or simultaneously drive different gate lines. By consolidating multiple driving functions into one unit, the total power consumption is reduced compared to having separate GOA units for each gate line, while still maintaining the capability to independently drive each pixel row when needed.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Productivity

If multiple clock terminals and output circuits are added to the shift register unit, then a single unit can output multiple gate drive signals, but the device complexity increases

Engineering Contradiction:
Improvegate drive signal output capabilityVSAvoidshift register unit structure
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The shift register unit is segmented into distinct functional modules: input circuit, first output circuit, and second output circuit. Each module has a specific function (receiving input/clock signals, generating first output signal, generating second output signal), which simplifies the design and analysis of the overall system despite the increased capability. The segmented structure makes the complex device more manageable and easier to implement.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS10504395B2Shift register unit, driving method thereof, gate driving circuit, and display device
Publication Date: 2019.12.10 BOE TECHNOLOGY GROUP CO LTD
  • US10504395B2 patent drawing
  • US10504395B2 patent drawing
  • US10504395B2 patent drawing

AI summary

A shift register unit includes an input circuit configured to output a pre-output signal in response to an input signal and a first clock signal, a first output circuit configured to output a first output signal in response to the pre-output signal and a second clock signal; and a second output circuit configured to output a second output signal in response to the pre-output signal and a third clock signal.