Shift Register Unit for OLED Displays Using P-Type Transistors
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing Organic Light Emitting Diode (OLED) display panels face difficulties in setting up a shift register unit with high-level pulses using p-type transistor technology, as it is challenging to control the connection and potential of nodes effectively.
Innovation Solution
A shift register unit is designed comprising a first node control circuit, a second node control circuit, an output node control circuit, an output circuit, a maintaining circuit, and a potential control circuit, which are electrically connected to manage the potential and connection of nodes under the control of clock signals and voltage terminals, allowing for the construction of a shift register unit that outputs a high-level pulse using p-type transistors.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If p-type transistor technology is used in shift register units, then the display panel can be manufactured with simpler processes, but it becomes difficult to generate and control high-level pulses for light-emitting control
Solution Approach 1:
The shift register unit is divided into multiple functional modules: a first node control circuit for input signal processing, a second node control circuit for clock signal processing, an output node control circuit for signal transmission, a maintaining circuit for potential stabilization, and a potential control circuit for high-level pulse generation. Each module performs a specific function, allowing the system to generate high-level pulses while maintaining manufacturing simplicity.
Solution Approach 2:
The patent introduces intermediate nodes (first node, second node, third node, output node) and intermediate circuits (maintaining circuit, potential control circuit) that act as mediators between the p-type transistor circuit and the required high-level pulse output. These intermediaries transform the limited output capability of p-type transistors into the desired high-level pulse signals for OLED control.
2Ease of operation
If multiple control circuits are added to enable high-level pulse output, then light-emitting control capability is improved, but device complexity increases
Solution Approach 1:
Each control circuit in the patent performs multiple functions. For example, the second node control circuit not only processes clock signals but also generates control signals for the potential control circuit. The output node control circuit both transmits signals and maintains potential levels. This multi-functionality reduces the need for separate dedicated circuits, thereby limiting the increase in overall complexity.
Solution Approach 2:
The patent combines several control functions into integrated circuits. The first node control circuit and maintaining circuit work together to stabilize input signals. The second node control circuit and potential control circuit are merged to jointly manage clock signal processing and high-level pulse generation. This merging approach achieves the required functionality while controlling the increase in device complexity.
3Manufacturing precision
If node potentials and connections are tightly controlled, then high-level pulse accuracy is improved, but control difficulty increases
Solution Approach 1:
The maintaining circuit performs preliminary action by pre-stabilizing the potentials of the first node, second node, and output node before the actual signal processing occurs. This preliminary potential stabilization ensures that subsequent high-level pulse generation starts from a known, controlled state, improving accuracy without requiring continuous complex control adjustments during operation.
Data Source
AI summary
A shift register unit, a driving method, a driving circuit and a display device. The shift register unit includes a first node control circuit, a second node control circuit, an output node control circuit, an output circuit, a maintaining circuit, and a potential control circuit. The first node control circuit controls the potential of the first node, the second node control circuit controls the potential of the second node, the output node control circuit controls the connection between the output terminal and the first voltage terminal under the control of the potential of the output node, the potential control circuit control the potential of the control terminal of the maintaining circuit according to the second clock signal; the maintaining circuit controls the connection between the output terminal and the second voltage terminal under the control of a potential of the control terminal of the maintaining circuit.