Shift Register Gate Driving Circuit With Shared Pull-Up Node
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing OLED gate driving circuits are complex and large in size, making them unsuitable for high-resolution displays with narrow bezels due to the integration of multiple sub-circuits, which complicates the structure and increases chip area.
Innovation Solution
A shift register is introduced that combines the functions of a sense unit, scan unit, and connection unit into a single circuit, utilizing a first and second input sub-circuit to control output signals independently during display and blanking periods, sharing a common pull-up node to reduce circuit size.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If multiple sub-circuits (sense unit, scan unit, connection unit) are integrated to form a complete gate driving circuit, then the circuit can perform all necessary functions, but the chip area increases and the structure becomes complicated
Solution Approach 1:
The patent combines the sense unit, scan unit, and connection unit into a single integrated shift register circuit. The shift register simultaneously performs sensing, scanning, and signal connection functions that were previously separated into distinct sub-circuits, thereby reducing the overall chip area while maintaining complete functionality.
Solution Approach 2:
The shift register is designed as a universal circuit that can perform multiple functions: it senses pixel data, scans through the data, connects signals between different parts of the circuit, and generates control outputs. This multi-functional design eliminates the need for separate dedicated circuits for each function.
2Adaptability or versatility
If multiple sub-circuits are integrated to form a complete gate driving circuit, then all necessary functions can be performed, but the structure becomes complicated
Solution Approach 1:
The patent merges three separate sub-circuits (sense unit, scan unit, connection unit) into a single shift register structure. This integration simplifies the overall circuit architecture by eliminating the need for multiple separate components and their interconnections, while still achieving all necessary gate driving functions.
Solution Approach 2:
The shift register is divided into multiple stages (first shift register stage, second shift register stage, etc.), where each stage handles specific portions of the data processing task. This segmentation allows the complex functionality to be distributed across manageable units within a unified structure, reducing overall complexity.
3Ease of manufacture
If a traditional gate driving circuit with separate sub-circuits is used, then the circuit can be designed with clear functional separation, but the chip area cannot be reduced efficiently
Solution Approach 1:
The patent combines multiple functional units into a single shift register that can be manufactured as one integrated circuit. This merging approach maintains ease of manufacture by reducing the number of separate fabrication steps and assembly operations, while simultaneously reducing the total chip area occupied.
Data Source
AI summary
Disclosed is a shift register, a gate driving circuit, a display apparatus and a driving method, the shift register including a first input sub-circuit, configured to receive a first input signal from a first input terminal and output an output blanking output control signal; a second input sub-circuit, configured to receive a second input signal from a second input terminal and output a display output control signal; a selection sub-circuit, having a first terminal connected to the second input sub-circuit, a second terminal connected to the first input sub-circuit, and a third terminal connected to a first node, configured to control a potential of the first node according to the display output control signal and the blanking output control signal; an output sub-circuit, configured to output a composite output signal via an output terminal under control of a first node.