Shift Register Unit With Node Voltage Control for Large Displays
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The manufacture process of display devices using low-temperature polycrystalline thin film transistors is complex, and existing gate drive circuits face limitations in simplification, performance, and output signal quality, particularly in large-sized displays.
Innovation Solution
A shift register unit comprising an input circuit, control circuits, output circuit, discharge circuit, and voltage control circuits implemented with metal oxide thin film transistors, featuring a node voltage limitation circuit and capacitors to stabilize node voltages and enhance signal accuracy and quality.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If low-temperature polycrystalline thin film transistors are used to improve brightness and decrease power consumption, then display performance is enhanced, but the manufacture process becomes relatively complicated and large-sized display devices are difficult to achieve
Solution Approach 1:
The patent replaces expensive and complex low-temperature polycrystalline thin film transistors with metal oxide thin film transistors that can be manufactured using simpler, more cost-effective processes. The metal oxide transistors achieve comparable or superior performance without requiring laser crystallization or ion implantation, effectively substituting a complex system with a simpler alternative.
Solution Approach 2:
The patent changes the material parameter from polycrystalline silicon to metal oxide, fundamentally altering the transistor characteristics. This material substitution enables simplified manufacturing processes while maintaining or improving display performance, and allows for larger display sizes by eliminating the limitations of laser crystallization processes.
2Ease of manufacture
If the circuit structure of gate drive circuits is simplified, then ease of manufacture is improved, but working performance and output signal quality may deteriorate
Solution Approach 1:
The metal oxide thin film transistors enable simplified circuit structures while maintaining performance through their inherent electrical characteristics. The transistors' high electron mobility and stability allow for reduced circuit complexity without sacrificing working performance, achieving both ease of manufacture and reliability.
3Device complexity
If metal oxide thin film transistors are used in the shift register unit, then the circuit structure is simplified and manufacturing is easier, but signal accuracy and quality need to be maintained or improved
Solution Approach 1:
The patent uses metal oxide thin film transistors to simplify the circuit structure while maintaining signal accuracy through the inherent electrical properties of metal oxide materials. The simplified structure achieves comparable or better signal fidelity without requiring complex compensation circuits.
Solution Approach 2:
The shift register unit incorporates feedback mechanisms through the metal oxide transistor characteristics and circuit configuration to maintain signal accuracy. The transistors' stable electrical properties provide natural feedback that preserves signal integrity despite the simplified structure.
Data Source
AI summary
A shift register unit including an input circuit configured to receive a first clock signal and an input signal to provide the input signal to a first node; a first control circuit electrically connected to the first node and a second node and configured to receive the first clock signal to control a voltage of the second node; an output circuit electrically connected to the first node and an output terminal and configured to receive a second clock signal to provide an output signal to the output terminal based on the second clock signal; an output voltage control circuit electrically connected to the second node and the output terminal and configured to control a voltage of the output signal; and a discharge circuit electrically connected to the first node and the second node and configured to receive the second clock signal to achieve electrical discharge of the first node.