Shift Register Voltage Stabilization for Display Panels

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In shift registers used in display panels, variations in threshold voltage of thin-film transistors lead to unintended transistor switching and increased power dissipation due to current leakage, affecting the voltage level of output signals.

Innovation Solution

A shift register design incorporating specific switch configurations and capacitor coupling to manage voltage levels based on clock signals and input signals, ensuring proper switching and minimizing power consumption by controlling conductive paths and voltage levels.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If TFT threshold voltage varies due to process variation or long-term use, then transistor switching reliability deteriorates, but power dissipation increases due to current leakage

Engineering Contradiction:
Improvetransistor switching reliabilityVSAvoidpower dissipation
Core Design Contradiction:
ReliabilityVSLoss of energy

Solution Approach 1:

The control terminal voltage is proactively adjusted based on predicted threshold voltage variations before they cause switching failures. The circuit preemptively compensates for drift by modifying the control voltage level, preventing the transistor from entering unintended conduction states and avoiding subsequent power leakage.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The circuit monitors the actual switching behavior and threshold voltage drift, then adjusts the control terminal voltage accordingly. This closed-loop feedback mechanism ensures that the control voltage remains optimal despite TFT parameter variations, maintaining reliable switching and minimizing power dissipation.

Inventive Principle:
Principle #23Feedback

2Stability of the object's composition

If threshold voltage variation causes unintended transistor switching, then output signal voltage level stability deteriorates, but power consumption increases

Engineering Contradiction:
Improveoutput signal voltage level stabilityVSAvoidpower consumption
Core Design Contradiction:
Stability of the object's compositionVSUse of energy by moving object

Solution Approach 1:

The control terminal voltage parameter is dynamically adjusted to compensate for threshold voltage variations. By changing this control parameter, the circuit maintains stable output signal voltage levels even when TFT characteristics drift, while simultaneously preventing the transistor from remaining in conduction state and causing excessive power consumption.

Inventive Principle:
Principle #35Parameter changes

3Device complexity

If no compensation mechanism is implemented, then device complexity remains low, but switching reliability deteriorates due to threshold voltage drift

Engineering Contradiction:
Improvecircuit structure complexityVSAvoidswitching reliability
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The shift register circuit adjusts its own control terminal voltage to compensate for threshold voltage drift without requiring external compensation circuits or additional control logic. This self-service mechanism maintains high switching reliability while adding minimal complexity, as the compensation is performed automatically within the existing circuit structure.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS9697909B2Shift register
Publication Date: 2017.07.04 AU OPTRONICS CORP
  • US9697909B2 patent drawing
  • US9697909B2 patent drawing
  • US9697909B2 patent drawing

AI summary

A shift register comprises a first switch, a second switch, a third switch, and a fourth switch. The first switch selectively conducts a first clock signal to a first output terminal as a first output signal based on a voltage level over the control terminal. The second switch selectively forces a voltage level of the first output signal to be equal to a voltage level of a second clock signal based on both of the second clock signal and a third clock signal inverted to the second clock signal. The third switch selectively defines a voltage over the control terminal to be a first voltage based on a first input signal. The fourth switch selectively forces the voltage level over the control terminal to be equal to the voltage level of the second clock signal based on both of the second clock signal and the third clock signal.