Semiconductor Shunt Inductor Parallel Configuration for Impedance Stability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Manufacturing variations and frequency changes often cause impedance mismatches in semiconductor devices due to variations in the inductance of shunt inductors, which are connected to amplifier circuits with small input impedance.
Innovation Solution
The semiconductor device incorporates two shunt inductors connected in parallel, with one end connected to the input line and the other end connected to a ground pad, allowing for increased inductance and reduced variation, thereby minimizing the impact of frequency changes on impedance matching.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the inductance of the shunt inductor is reduced to match small input impedance, then impedance matching is achieved, but manufacturing variations cause increased inductance variation leading to frequency-dependent impedance mismatch
Solution Approach 1:
The single shunt inductor is divided into multiple shunt inductors (at least two) that are connected in parallel. Each inductor has a larger individual inductance value, and their parallel combination provides the required equivalent inductance for impedance matching. This segmentation approach reduces the impact of manufacturing variations on the total inductance value.
Solution Approach 2:
Multiple shunt inductors are combined in parallel configuration to achieve the desired equivalent inductance. The merging of multiple inductors with larger individual values results in a stable equivalent inductance that is less sensitive to manufacturing variations, thereby improving impedance matching reliability across frequency changes.
2Device complexity
If a single shunt inductor is used, then device complexity is reduced, but inductance variation due to manufacturing tolerances causes impedance mismatch under frequency changes
Solution Approach 1:
The impedance matching network is segmented into multiple shunt inductors instead of using a single inductor. This segmentation allows each inductor to have a larger inductance value with reduced relative manufacturing variation, and their parallel combination maintains the required equivalent inductance for impedance matching across frequency changes.
Solution Approach 2:
The inductance parameter is changed from a single small inductance value to multiple larger inductance values in parallel. This parameter transformation reduces the relative impact of manufacturing tolerances on the total inductance, thereby improving impedance matching consistency while accepting increased device complexity.
Data Source
AI summary
A ground pad is disposed on a substrate. A plurality of transistors, each grounded at an emitter thereof, are in a first direction on a surface of the substrate. An input line connected to bases of the transistors is on the substrate. At least two shunt inductors are each connected at one end thereof to the input line and connected at the other end thereof to the ground pad. In the first direction, the two shunt inductors are on opposite sides of a center of a region where the transistors are arranged.