Low-Temperature SiC MEMS CMOS Integration
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The integration of silicon carbide (SiC) MEMS devices with silicon CMOS electronics is challenging due to compatibility issues with CMOS technology, including high temperature processing requirements, contamination risks, and difficulties in stress control and etching, which hinder the implementation of lateral structures and efficient electrostatic actuation in MEMS devices.
Innovation Solution
A low-temperature MEMS process is developed that allows for the integration of SiC-based lateral structures with silicon CMOS electronics, using DC magnetron sputtering for stress-controlled deposition and conformal film formation, enabling metallization on both surfaces and efficient gap control, while maintaining compatibility with CMOS integration and reducing processing temperatures below 350°C.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If high-temperature processing is used for SiC MEMS fabrication, then material deposition and etching quality improve, but CMOS compatibility deteriorates due to thermal loading and contamination risks
Solution Approach 1:
The patent applies parameter changes by modifying the deposition temperature parameter from conventional high temperatures to low temperatures (below 450°C). This is achieved through plasma-enhanced chemical vapor deposition (PECVD) processes that enable SiC film deposition at reduced temperatures, thereby maintaining CMOS compatibility while still achieving the required MEMS structure quality through controlled plasma chemistry rather than thermal energy alone.
Solution Approach 2:
The patent replaces thermal-based deposition mechanisms with plasma-based deposition mechanisms. Instead of relying on high-temperature thermal fields for material deposition and processing, the invention uses plasma fields to enable low-temperature fabrication processes. This substitution allows SiC MEMS structures to be fabricated without subjecting underlying CMOS circuits to harmful thermal loading, thus resolving the contradiction between processing quality and CMOS compatibility.
2Productivity
If conventional deposition processes are used for SiC films, then deposition speed is acceptable, but stress control capability is insufficient for CMOS integration
Solution Approach 1:
The patent implements feedback control in the deposition process by monitoring and adjusting plasma parameters (power, gas flow rates, pressure) in real-time to achieve precise stress control. The process includes controlled plasma exposure cycles where deposition rate and stress state are continuously monitored, allowing dynamic adjustment of process parameters to maintain both high productivity and precise stress control suitable for CMOS integration.
Solution Approach 2:
The patent employs composite material approaches by depositing multiple SiC film layers with different stress characteristics and compositions. Through controlled PECVD processes, the invention creates composite SiC structures with varying crystal orientations and doping levels that can be tailored to achieve net zero stress or desired stress states, while maintaining high deposition rates through optimized plasma chemistry.
3Adaptability or versatility
If lateral structures are fabricated in SiC MEMS, then device functionality improves, but etching difficulty increases due to SiC inertness
Solution Approach 1:
The patent introduces intermediary sacrificial layers and selective etch masks that facilitate the fabrication of lateral structures in SiC MEMS. These intermediaries include deposited dielectric layers and metal masks that provide selective etch stopping and enable anisotropic etching. The intermediary layers allow precise patterning of lateral features by mediating between the inert SiC substrate and the etching chemistry, making the etching process controllable and manufacturable despite SiC's inherent inertness.
Solution Approach 2:
The patent applies local quality by using selectively applied etch masks and sacrificial materials in specific regions to enable lateral structuring only where needed. Through localized deposition and patterning of mask layers, the invention creates region-specific etching zones that allow lateral features to be formed with precise control, while leaving other regions intact. This localized approach overcomes SiC's overall etching resistance by applying etching chemistry only to exposed areas through controlled masking.
4Power
If electrostatic actuation is implemented in SiC MEMS, then actuation efficiency improves, but gap uniformity control becomes more difficult
Solution Approach 1:
The patent applies preliminary action by forming sacrificial sacrificial layers and support structures before depositing the final SiC MEMS structures. These preliminary layers are strategically positioned to define precise gap dimensions between actuation electrodes and movable structures. By establishing these gap-defining features during preliminary fabrication steps, the invention ensures uniform gap control in the final device, which is critical for electrostatic actuation efficiency, while allowing for later removal of sacrificial materials without compromising gap uniformity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This process enables the manufacturability of SiC-based MEMS devices with improved stress control and low-cost, high-yield production, allowing for efficient electrostatic actuation and integration with CMOS electronics, overcoming previous limitations in SiC processing and enabling the use of SiC in harsh environments and biocompatible applications.
Implementation Method 1
using DC magnetron sputtering for stress-controlled deposition
Implementation Method 2
dry etching techniques to create conformal films and maintain CMOS compatibility
Implementation Method 3
efficient electrostatic actuation and integration with CMOS electronics
Data Source
AI summary
A method of providing microelectromechanical structures (MEMS) that are compatible with silicon CMOS electronics is provided. The method providing for processes and manufacturing sequences limiting the maximum exposure of an integrated circuit upon which the MEMS is manufactured to below 350° C., and potentially to below 250° C., thereby allowing direct manufacturing of the MEMS devices onto electronics, such as Si CMOS circuits. The method further providing for the provisioning of MEMS devices with multiple non-conductive structural layers such as silicon carbide separated with small lateral gaps. Such silicon carbide structures offering enhanced material properties, increased environmental and chemical resilience while also allowing novel designs to be implemented taking advantage of the non-conductive material of the structural layer. The use of silicon carbide being beneficial within the formation of MEMS elements such as motors, gears, rotors, translation drives, etc where increased hardness reduces wear of such elements during operation.