Sideband Error Notification for PCIe Link Quality

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing data storage systems face challenges in effectively reporting errors to a host device via a PCIe link, which can lead to catastrophic failures such as system boot failures or operating system crashes due to undetected errors in the PCIe link negotiation and signal integrity.

Innovation Solution

A data storage device with a controller configured to determine the quality of a PCIe link and transmit an error notification to the host device via a sideband communication channel when the link quality falls below a threshold, providing additional information about the events causing the error.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If error notifications are transmitted only via the PCIe link, then the communication protocol remains simple, but the system reliability deteriorates when PCIe link quality is poor

Engineering Contradiction:
Improvesystem reliabilityVSAvoidcommunication channel complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent introduces a sideband communication channel as an intermediary path for error notifications. When the primary PCIe link experiences quality issues, the sideband serves as a backup communication path, allowing error notifications to reach the host device through an alternative route, thus maintaining system reliability without requiring complete system redesign

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent adds a dimensional aspect to error notification by implementing multiple communication dimensions (primary PCIe link and alternative sideband channel). This multi-dimensional approach ensures that error information can be transmitted through different paths, preventing single-point failure and improving overall system reliability

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Ease of operation

If the host device retries transactions after failed responses, then the ease of operation is improved, but the loss of time increases due to repeated retries

Engineering Contradiction:
Improvetransaction recoveryVSAvoidtransaction retry time
Core Design Contradiction:
Ease of operationVSLoss of time

Solution Approach 1:

The patent implements a feedback mechanism where the data storage device proactively sends error notifications through the sideband channel about PCIe link quality issues. This feedback allows the host device to understand the cause of transaction failures before retrying, enabling informed decision-making about whether to retry transactions or take alternative actions, thereby reducing unnecessary retry time

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent applies preliminary action by having the data storage device detect and report PCIe link quality issues before they cause complete transaction failure. By proactively notifying the host device of potential problems, the system can prepare appropriate responses in advance, reducing the time lost to repeated unsuccessful retries

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS12332729B2Content-rich error notification
Publication Date: 2025.06.17 SANDISK TECHNOLOGIES LLC
  • US12332729B2 patent drawing
  • US12332729B2 patent drawing
  • US12332729B2 patent drawing

AI summary

A data storage device includes a controller. The controller is coupled to a host device. The controller is configured to determine a quality of a peripheral component interconnect express (PCIe) link, wherein the quality of the PCIe link is either greater than or less than a threshold quality, and transmit an error notification to the host device via a sideband when the quality of the PCIe link is less than the threshold quality. The sideband is a different communication channel than the PCIe link. The error notification includes additional information regarding events occurring in the data storage device resulting in the quality of the PCIe link.