Sidewall Spacer Electrode for Resistive Memory Scalability
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing resistive memory devices face challenges in efficiently managing the resistance states and operational current, particularly in achieving low current operation without compromising lithographic dimensions or device quality.
Innovation Solution
The implementation of a resistive memory device design that includes a sidewall spacer electrode on a dielectric pillar, in conjunction with a resistive memory cell and electrodes, allows for a criss-cross array configuration that limits electrical current through a small cross-sectional area, enabling low current operation and improved device scalability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Use of energy by moving object
If traditional resistive memory device structures are used, then device functionality is achieved, but operating current is high and scalability is limited
Solution Approach 1:
The patent transitions from a planar electrode structure to a three-dimensional sidewall spacer electrode configuration. The sidewall spacer electrode is formed on the vertical sidewall of the dielectric pillar, creating a vertical current path that limits current flow through a smaller cross-sectional area. This dimensional change enables low current operation while maintaining device functionality and improving scalability.
Solution Approach 2:
The patent applies different material properties and structural characteristics to different regions of the device. The sidewall spacer electrode has a specific cross-sectional area that is smaller than traditional electrode structures, creating a localized current restriction zone. This local quality change allows current limiting at the electrode-memory interface without affecting other device regions, achieving low current operation while maintaining overall device performance.
2Use of energy by moving object
If electrode cross-sectional area is reduced to lower operating current, then current consumption decreases, but lithographic dimensions and device quality may be compromised
Solution Approach 1:
Instead of reducing electrode dimensions in the lateral plane (which would challenge lithography), the patent reduces the effective cross-sectional area by utilizing the vertical dimension. The sidewall spacer electrode wraps around the dielectric pillar sidewall, creating a controlled current path with limited cross-sectional area. This approach achieves current reduction without compromising lithographic dimensions, as the electrode formation follows the existing pillar geometry rather than requiring new lateral patterning.
Solution Approach 2:
The dielectric pillar serves as an intermediary structure that enables the formation of the sidewall spacer electrode with controlled cross-sectional area. By depositing conductive material on the dielectric pillar sidewall and then selectively removing portions, the patent creates a sidewall spacer electrode that maintains precise dimensional control. This intermediary approach allows manufacturing of the low-current electrode structure using standard lithographic processes without directly challenging dimensional limits.
Data Source
AI summary
A resistive memory device includes a first electrode, a sidewall spacer electrode located on a sidewall of a dielectric material contacting the first electrode, a resistive memory cell containing a resistive memory material and contacting the sidewall spacer electrode, and a second electrode containing the resistive memory cell.