SiGe Heterojunction Bipolar Transistor Memory Access Device
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor devices utilizing programmable resistance materials face limitations in achieving high current amplification and efficient data storage due to the constraints of conventional bipolar transistors and field effect transistors, particularly in terms of drive current and resistance levels.
Innovation Solution
The integration of a SiGe or SiGe:C heterojunction bipolar transistor with a programmable resistance memory element, where the heterojunction transistor serves as an access device, allowing for high current amplification and efficient data storage by utilizing a SiGe or SiGe:C base layer and self-aligned base regions to reduce resistance and enhance transistor performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Power
If conventional bipolar transistors are used as access devices, then device structure is simple, but current amplification is insufficient and drive current is limited
Solution Approach 1:
The patent employs SiGe heterojunction bipolar transistors with graded germanium composition in the base layer to achieve high current amplification (beta > 100) and high drive current capability. The heterojunction structure with different bandgaps enables superior electrical characteristics compared to conventional silicon bipolar transistors.
Solution Approach 2:
The patent uses composite SiGe materials with varying germanium concentrations in the base layer to create a heterojunction bipolar transistor that delivers both high current amplification and high drive current, resolving the contradiction between performance and structural complexity.
2Reliability
If conventional field effect transistors are used as access devices, then manufacturing is easier, but resistance levels are high and data storage efficiency is limited
Solution Approach 1:
The patent utilizes SiGe heterojunction bipolar transistors with optimized base layer composition and thickness to achieve low resistance levels and high data storage efficiency, overcoming the limitations of conventional field effect transistors.
3Area of moving object
If memory cell size is reduced for compact design, then integration density improves, but transistor performance and current amplification deteriorate
Solution Approach 1:
The patent achieves high current amplification in compact memory cells by using SiGe heterojunction bipolar transistors with graded base layer composition, maintaining superior electrical characteristics even at reduced device dimensions.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration enables high drive current for phase-change elements, reduces resistance, and allows for compact memory cell design, improving data storage capabilities and transistor speed.
Implementation Method 1
a heterojunction bipolar transistor electrically coupled to the memory element. In one or more embodiments, the heterojunction transistor may be a SiGe heterojunction bipolar transistor. In one or more embodiments, the heterojunction bipolar transistor may be a SiGe:C heterojunction bipolar transistor.
Implementation Method 2
Certain phase-change materials (for example, certain chalcogenide materials) are capable of being electrically programmed between a first structural state where, for example, the material is generally in an amorphous condition and a second structural state where, for example, the material is generally in a crystalline condition. The phase-change material exhibits different electrical characteristics depending upon its structural state.
Data Source
AI summary
Embodiments relate to a method of forming a memory array, comprising: forming a collector layer; forming a plurality of collector regions in the collector layer; forming a plurality of base regions over the collector region; forming a plurality of emitter regions over the base regions; forming a plurality of memory elements over the emitter regions, wherein the collector regions, base regions and emitter regions form heterojunction bipolar transistors.