SiGe Heterojunction Bipolar Transistor Mesa Architecture
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
There is a need for improved systems and methods in silicon germanium (SiGe) heterojunction bipolar transistor technology to enhance performance and efficiency, particularly in the manufacturing process of self-aligned transistors.
Innovation Solution
The method involves a self-aligned silicon germanium (SiGe) heterojunction bipolar transistor using a mesa emitter-base architecture, with a Non-Selective Epitaxial Growth (NSEG) collector and base, and a raised external base formed by Selective Epitaxial Growth (SEG) of a doped polysilicon layer, simplifying the manufacturing process and eliminating the need for a hydrofluoric acid etch procedure.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If traditional Fully Self-Aligned architecture is used, then alignment precision is improved, but process complexity and manufacturing difficulty increase
Solution Approach 1:
The base structure is segmented into two distinct parts: an NSEG base formed by non-selective epitaxial growth and a raised external base formed by selective epitaxial growth. This segmentation allows each part to be optimized independently - the NSEG base provides the foundational structure while the raised external base enables precise alignment features, thereby achieving high alignment precision without requiring the entire structure to be formed by complex selective processes
Solution Approach 2:
The raised external base acts as an intermediary structure between the NSEG base and the emitter. It provides a platform for forming the emitter with better critical dimensions and reduced peripheral junctions, while the NSEG base provides the underlying support. This intermediary structure simplifies the overall manufacturing process compared to traditional fully self-aligned approaches that require multiple complex alignment steps
2Manufacturing precision
If hydrofluoric acid etch procedure is used, then emitter formation precision is improved, but manufacturing safety and environmental impact worsen
Solution Approach 1:
The hydrofluoric acid etch procedure is completely extracted and removed from the manufacturing process. Instead of using HF etching to form the emitter, the patent employs a selective epitaxial growth process that naturally forms the emitter structure with precise dimensions. This eliminates the harmful chemical etching step while maintaining or improving emitter formation precision through controlled epitaxial growth
Solution Approach 2:
The manufacturing approach changes from chemical etching (HF acid) to physical/chemical deposition (epitaxial growth). By changing the fundamental process parameter from removal-based etching to addition-based growth, the patent achieves precise emitter formation without the safety and environmental hazards associated with hydrofluoric acid
3Reliability
If peripheral emitter-base junction is reduced, then device performance is improved, but manufacturing precision requirements increase
Solution Approach 1:
The raised external base creates a localized structure where the emitter is formed with optimized dimensions. This local structural modification allows the central emitter region to have precise, well-defined boundaries that minimize peripheral junctions, while the overall device structure remains robust. The local quality enhancement at the emitter-base interface directly improves device performance without requiring extreme precision across the entire wafer
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach simplifies the emitter process, reduces peripheral emitter-base junction, and allows for better critical dimensions in emitter formation, making the manufacturing process more efficient and effective compared to traditional Fully Self-Aligned architectures.
Implementation Method 1
a Non-Selective Epitaxial Growth (NSEG) collector, an NSEG base
Implementation Method 2
an NSEG emitter and a raised external base that is formed by the selective epitaxial growth (SEG) of a doped polysilicon layer
Data Source
AI summary
A system and method are disclosed for providing a self aligned silicon germanium (SiGe) heterojunction bipolar transistor using a mesa emitter-base architecture. The transistor of the present invention comprises a non-selective epitaxial growth (NSEG) collector, an NSEG base, an NSEG emitter and a raised external base that is formed by the selective epitaxial growth (SEG) of a doped polysilicon layer.


