Signal Detection Device Using Dynamic Base-Emitter Threshold

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing signal detection devices face challenges in accurately decoding synchronization pulses in video signals due to varying absolute levels, which can lead to inefficient use of circuit area in clamping and decoding circuitry.

Innovation Solution

A device utilizing an N-channel bipolar transistor with a self-adjusting base-emitter voltage threshold, combined with resistive and capacitive elements, to differentiate between active video and synchronization information, generating distinct signal levels for horizontal and vertical synchronization signals.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If clamping and decoding circuitry is used to detect synchronization pulses, then decoding accuracy is improved, but circuit area consumption increases

Engineering Contradiction:
Improvedecoding accuracyVSAvoidcircuit area
Core Design Contradiction:
Measurement precisionVSArea of stationary object

Solution Approach 1:

The patent extracts only the essential synchronization detection function from the complex clamping and decoding circuitry. By using a simple comparator to detect when the video signal exceeds a reference level, the invention isolates the core synchronization pulse detection capability while eliminating unnecessary circuit components, thereby reducing circuit area while maintaining decoding accuracy.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The reference level signal serves multiple functions: it acts as a threshold for synchronization pulse detection, adapts to different video signal sources, and enables the simple comparator circuit to achieve accurate decoding. This multi-functional reference level eliminates the need for separate clamping circuitry, reducing overall circuit area while preserving decoding precision.

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Device complexity

If a fixed threshold is used to detect synchronization pulses, then circuit complexity is reduced, but detection accuracy deteriorates due to varying absolute signal levels

Engineering Contradiction:
Improvecircuit complexityVSAvoiddetection accuracy
Core Design Contradiction:
Device complexityVSMeasurement precision

Solution Approach 1:

The patent implements a dynamic reference level that automatically adapts to different video signal sources and absolute levels. The reference level circuit continuously adjusts its output based on the incoming video signal characteristics, allowing the simple fixed-threshold comparator to maintain high detection accuracy across varying signal conditions without increasing circuit complexity.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The reference level circuit incorporates feedback mechanisms that monitor the video signal and automatically adjust the reference level accordingly. This feedback ensures that the comparator threshold remains appropriate for the current signal source, maintaining detection accuracy while keeping the overall circuit simple and avoiding complex clamping and decoding stages.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS7940332B2Signal detection device and methods thereof
Publication Date: 2011.05.10 NXP USA INC
  • US7940332B2 patent drawing
  • US7940332B2 patent drawing
  • US7940332B2 patent drawing

AI summary

A device for detecting synchronization pulses in a video signal is disclosed. The device includes a transistor. The base-emitter voltage of the transistor is maintained below a threshold level in response to receiving active video information. The base-emitter voltage is increased above the threshold level in response to receiving synchronization information, whereby the transistor is turned on to generate an asserted synchronization signal. Accordingly, in response to active video information being received and the transistor being off, the magnitude of the synchronization signal is set to a first level and in response to synchronization information being received, and the transistor being on, the magnitude is set to a second level. The synchronization signal generated by the transistor is processed to provide both horizontal and vertical synchronization signals.