Electronic Panel Signal Driver Cascade to Reduce Controller Ports

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The increasing number of signal drivers in electronic devices leads to a corresponding increase in the number of ports for the controller, thereby increasing the cost and workload.

Innovation Solution

Implementing a cascade connection method where the controller transmits a clock embedded digital signal to a first-level signal driver, which sequentially passes it through point-to-point connections to the Nth-level signal driver, reducing the need for direct connections to each driver.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the controller directly connects to each signal driver, then each driver receives driving signals reliably, but the number of controller ports increases with the number of signal drivers, increasing cost and complexity

Engineering Contradiction:
Improvesignal transmission reliabilityVSAvoidcontroller port quantity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The signal drivers are divided into hierarchical levels (first-level, second-level, ..., Nth-level). The controller only directly connects to first-level signal drivers, which then sequentially drive lower-level drivers. This segmentation reduces the controller's direct connection requirements from N ports to only m ports (where m is the number of first-level drivers, typically much smaller than N).

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

First-level signal drivers act as intermediaries between the controller and lower-level signal drivers. The controller transmits driving signals to first-level drivers, which then relay and distribute signals to second-level, third-level, and subsequent drivers. This intermediary structure eliminates the need for the controller to directly connect to every driver.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Adaptability or versatility

If the controller connects to all signal drivers, then each driver can be controlled independently, but the cost of the controller increases due to more ports

Engineering Contradiction:
Improvedriver control flexibilityVSAvoidcontroller cost
Core Design Contradiction:
Adaptability or versatilityVSEase of manufacture

Solution Approach 1:

The hierarchical segmentation allows different levels of drivers to be controlled through the cascade structure. First-level drivers receive direct control from the controller, while lower-level drivers are controlled through their respective upper-level drivers, maintaining independent control capability without requiring proportional increase in controller ports.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Each signal driver is designed with dual functionality: it can receive driving signals from the controller (or upper-level driver) and simultaneously serve as a signal source for lower-level drivers. This multi-functionality allows the same driver circuitry to perform both controlled operation and signal distribution, reducing overall system complexity and cost.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS20250308424A1Electronic device
Publication Date: 2025.10.02 INNOLUX CORP
  • US20250308424A1 patent drawing
  • US20250308424A1 patent drawing
  • US20250308424A1 patent drawing

AI summary

An electronic device is provided. The electronic device includes an electronic panel, a plurality of signal drivers, and a controller. The electronic panel includes a plurality of signal lines. The signal lines are divided into a plurality of signal line groups. The signal drivers are electrically connected to the signal line groups respectively. Two adjacent ones of the signal drivers are electrically connected to each other. The controller transmits a clock embedded digital signal to a first-level signal driver in the signal drivers. The signal drivers use point-to-point connection to sequentially transmit the clock embedded digital signal from the first-level signal driver to an Nth-level signal driver in the signal drivers in a cascade manner, where N is greater than 1.