Signal Driver Circuit with De-Emphasis Load Balancing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Capless Low Drop-Out Voltage Regulators (LDOs) in high-speed signal driver circuits face challenges in minimizing voltage ripple and bit corruption due to their inability to track fast-changing load currents, especially during startup and de-emphasis level switching, which affects signal quality and compliance with USB standards.

Innovation Solution

The implementation of a signal driver circuit with a capless LDO, a start-up dummy load, and a programmable de-emphasis controller that selectively switches on and off voltage-modulated amplifiers and dummy loads to maintain a constant total load current, reducing voltage ripple and bit corruption by balancing the current drawn from the LDO.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If a capless LDO is used in high-speed signal driver circuits, then the circuit complexity is reduced and startup time is improved, but voltage ripple increases and load current tracking capability deteriorates

Engineering Contradiction:
Improvecircuit complexityVSAvoidvoltage ripple
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The load current is segmented into multiple controllable components through the de-emphasis controller that selectively switches voltage-modulated amplifiers. This segmentation allows independent control of current draw from the LDO, enabling the capless LDO to maintain stable operation without requiring a large output capacitor while reducing voltage ripple.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The de-emphasis controller dynamically adjusts the number of active voltage-modulated amplifiers based on de-emphasis levels, creating a dynamic load current profile. This dynamic control allows the system to adapt to changing signal conditions while maintaining stable LDO operation, resolving the contradiction between reduced circuit complexity and voltage ripple control.

Inventive Principle:
Principle #15Dynamics

2Power

If all voltage-modulated amplifiers are switched on for maximum signal drive, then output signal strength is improved, but LDO load current increases causing voltage ripple

Engineering Contradiction:
Improveoutput signal strengthVSAvoidvoltage ripple
Core Design Contradiction:
PowerVSReliability

Solution Approach 1:

The de-emphasis controller dynamically changes the operational parameter of the voltage-modulated amplifiers by switching different subsets on and off based on required de-emphasis levels. This allows the system to provide maximum output signal strength when needed while reducing the number of active amplifiers to minimize LDO load current and voltage ripple during normal operation.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS11846957B1Signal driver circuit
Publication Date: 2023.12.19 NXP USA INC
  • US11846957B1 patent drawing
  • US11846957B1 patent drawing
  • US11846957B1 patent drawing

AI summary

One example discloses a signal driver circuit, including: an input configured to receive an input signal; an output configured to transmit an output signal; a low drop-out voltage regulator (LDO) having a regulated voltage output; a set of voltage-modulated amplifiers having a first input coupled to the regulated voltage output, and a second input configured to receive the input signal; wherein the voltage-modulated amplifier is configured to amplify the input signal and transmit an amplified input signal on the output of the signal driver circuit; a de-emphasis controller, including a set of de-emphasis levels; wherein the de-emphasis controller is configured to selectively switch-on a first subset of the set of voltage-modulated amplifiers and switch-off a second subset of the set of voltage-modulated amplifiers based on the de-emphasis levels.