Signal Receiver Current Compensation for Reference Voltage Offsets

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Voltage offsets in the reference voltage of a signal receiver in memory modules cause differences in delay times between the rising and falling edges of output signals, affecting data access accuracy.

Innovation Solution

A signal receiver with a first-stage and second-stage circuit, a current compensation circuit, and a biasing circuit, where the current compensation circuit, implemented as a current mirror, dynamically provides a compensation current to the second-stage circuit to stabilize its voltage level based on the reference voltage, ensuring consistent signal timing.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Stability of the object's composition

If a reference voltage is used in the signal receiver, then the signal receiver can operate with a stable baseline voltage, but voltage offsets in the reference voltage cause delays between rising and falling edges of output signals

Engineering Contradiction:
Improvereference voltage stabilityVSAvoidsignal timing accuracy
Core Design Contradiction:
Stability of the object's compositionVSManufacturing precision

Solution Approach 1:

The patent applies preliminary anti-action by introducing a compensation current through a current mirror circuit that anticipates and counteracts the voltage offset effects before they propagate to the output. The compensation circuit is configured to generate an opposing current that neutralizes the timing delays caused by reference voltage offsets, thereby preventing the harmful effect rather than correcting it after occurrence.

Inventive Principle:
Principle #9Preliminary anti-action

2Adaptability or versatility

If the reference voltage has voltage offsets, then the circuit can tolerate variations in reference voltage, but the delay time difference between rising and falling edges increases

Engineering Contradiction:
Improvereference voltage toleranceVSAvoidsignal delay difference
Core Design Contradiction:
Adaptability or versatilityVSLoss of time

Solution Approach 1:

The patent implements feedback by using the reference voltage itself as an input to the compensation current circuit. The current mirror circuit continuously monitors the reference voltage and dynamically adjusts the compensation current to counteract the effects of voltage offsets, creating a closed-loop system that automatically adapts to reference voltage variations and maintains signal timing accuracy.

Inventive Principle:
Principle #23Feedback

3Device complexity

If no compensation circuit is used, then the device complexity is low, but the output signal timing is affected by reference voltage offsets

Engineering Contradiction:
Improvecircuit structure simplicityVSAvoiddata access accuracy
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent introduces a compensation current circuit as an intermediary element between the reference voltage and the signal processing stages. This intermediary circuit, implemented using a current mirror, acts as a buffer that isolates the timing-critical signal paths from the effects of reference voltage offsets, thereby protecting signal integrity with minimal added complexity.

Inventive Principle:
Principle #24Intermediary (Mediator)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution stabilizes the voltage level at the second-stage circuit, preventing delays between rising and falling edges of output signals, thus ensuring accurate data access in memory modules even with offset reference voltages.

Implementation Method 1

The current compensation circuit is a current mirror circuit

Methodology Applied
Scientific EffectCurrent mirror:

Data Source

PatentUS7786764B2Signal receiver and voltage compensation method thereof
Publication Date: 2010.08.31 NAN YA TECH
  • US7786764B2 patent drawing
  • US7786764B2 patent drawing
  • US7786764B2 patent drawing

AI summary

A signal receiver includes a first-stage circuit, a second-stage circuit, a current compensation circuit, and a biasing circuit. A first input end of the first-stage circuit receives a reference voltage, and a second end of the first-stage circuit receives an input signal. A first input end and a second input end of the second-stage circuit are respectively coupled to a first output end and a second output end of the first-stage circuit. The current compensation circuit is coupled to the first input end of the second-stage circuit for dynamically providing a compensation current to the first input end of the second-stage circuit in response to a biasing voltage, so as to stabilize its voltage level. The biasing circuit biases the first-stage circuit and the current compensation circuit and sets the biasing voltage of the current compensation circuit in response to the reference voltage.