Signal Reordering Scheme for Lower-Toggle Sensor Interfaces
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increasing capacitance of interconnects in electronic devices due to shrinking sizes and complexities leads to higher power consumption, which is not adequately addressed by conventional methods, particularly in terms of reducing toggle counts and dynamic energy consumption.
Innovation Solution
The implementation of a signal reordering scheme using a state machine to reorder X-bit input signals into output signals, reducing the number of bit toggles and thereby minimizing power consumption by controlling the state of the output circuitry.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Area of moving object
If interconnect sizes are minimized and wire spacing is reduced to advance technology, then device size and integration density are improved, but interconnect capacitance increases leading to higher power consumption
Solution Approach 1:
The patent changes the temporal ordering parameter of signal bits to reduce toggle counts. By reordering bits within data words based on their transition patterns, the system reduces the frequency of signal transitions without changing physical interconnect parameters, thereby lowering dynamic power consumption in scaled devices
2Loss of energy
If conventional techniques such as shielding and encoding are employed to reduce power consumption, then some power savings are achieved, but toggle counts are not sufficiently reduced due to increased device complexity
Solution Approach 1:
The patent applies preliminary reordering action to signal bits before they are transmitted through interconnects. By pre-processing the bit ordering based on expected transition patterns, the system reduces subsequent toggle counts without requiring complex real-time control mechanisms during signal transmission
Solution Approach 2:
The patent introduces an intermediary reordering layer between the data source and interconnect. This intermediary component rearranges signal bits according to transition patterns, acting as a buffer that reduces toggle counts on downstream interconnects without modifying the source or target circuitry
3Reliability
If more frequent bit toggles occur due to signal transfer via interface, then data transmission functionality is maintained, but dynamic energy consumption increases due to frequent charging and discharging of interconnect wires
Solution Approach 1:
The patent changes the temporal ordering parameter of signal bits to reduce toggle counts. By reordering bits within data words based on their transition patterns, the system reduces the frequency of signal transitions without changing physical interconnect parameters, thereby lowering dynamic power consumption
Data Source
AI summary
Various embodiments of the present technology may provide methods and apparatus for reordering signals that are generated by a sensor. The apparatus may receive the generated signals in the form of a plurality of X-bit input signals and generate a plurality of output signals according to an exemplary reordering scheme. The apparatus may perform the exemplary reordering scheme based on one or more states of a state machine.