Signal Restoration Circuit for Delay-Aligned Memory Data Transfer

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Signal delays due to temperature differences and varying transmission routes can corrupt the reliability of operations in memory systems, as received signals may differ from original signals during correction, affecting data processing reliability.

Innovation Solution

A signal restoration circuit with a storage system and storage controller that stores input signals in order and controls delay time based on delay information, using a FIFO configuration to synchronize and adjust signal pulse widths, thereby restoring the original signal.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of time

If signal delay correction is applied to restore original signals, then signal timing alignment is improved, but signal reliability deteriorates due to timing variations introducing errors

Engineering Contradiction:
Improvesignal delayVSAvoidoperation reliability
Core Design Contradiction:
Loss of timeVSReliability

Solution Approach 1:

The patent applies preliminary action by measuring and recording delay information for each transmission route in advance, before actual signal transmission occurs. This pre-measured delay data is stored and later used to calculate appropriate delay amounts for correction, avoiding real-time measurement errors and ensuring reliable signal restoration.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent implements feedback by using measured delay information to dynamically adjust delay correction amounts. The system continuously monitors transmission route delays, compares them against reference values, and automatically modifies correction parameters to maintain optimal signal timing alignment, thereby improving reliability despite timing variations.

Inventive Principle:
Principle #23Feedback

2Manufacturing precision

If delay correction is performed on received signals, then timing alignment is improved, but data processing reliability worsens due to signal variations

Engineering Contradiction:
Improvetiming alignmentVSAvoiddata processing reliability
Core Design Contradiction:
Manufacturing precisionVSReliability

Solution Approach 1:

The system performs preliminary measurement and recording of delay characteristics for each transmission route before actual data transmission. This pre-characterization of delay behavior enables accurate prediction and correction of timing variations, ensuring both precise timing alignment and data processing reliability.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent uses feedback mechanisms to continuously monitor timing alignment quality and adjust delay correction parameters accordingly. By comparing actual signal arrival times against expected values, the system dynamically optimizes correction amounts to maintain both timing precision and data integrity.

Inventive Principle:
Principle #23Feedback

3Reliability

If FIFO system is used to regenerate pulse width, then signal restoration is improved, but device complexity increases

Engineering Contradiction:
Improvesignal restorationVSAvoidcircuit complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies self-service by enabling the FIFO circuit to automatically regulate its own depth based on measured delay information. The system dynamically adjusts the FIFO depth parameter to match actual transmission route delays, allowing the circuit to self-optimize signal restoration performance without requiring complex external control mechanisms or manual configuration.

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS8788780B2Signal restoration circuit, latency adjustment circuit, memory controller, processor, computer, signal restoration method, and latency adjustment method
Publication Date: 2014.07.22 FUJITSU LTD
  • US8788780B2 patent drawing
  • US8788780B2 patent drawing
  • US8788780B2 patent drawing

AI summary

A signal restoration circuit includes a storage configured to store input signals by disposing the input signals in an input order, the input signals being readable from the storage in the disposed order, and a storage controller configured to control delay time from an input of the input signal to an output in the storage based on delay information of the input signal.