Signal Transceiver Circuit Phase Alignment for Hybrid Echo Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional signal transceiver circuits experience hybrid echoes due to phase differences between echo cancellation signals and output signals, degrading performance and causing errors.

Innovation Solution

A signal transceiver circuit with a delay circuit, digital-to-analog converters (DACs), and an analog-to-digital converter (ADC) is implemented, where the delay circuit adjusts the clock to synchronize echo cancellation signals with output signals, reducing phase differences and hybrid echoes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If echo cancellation circuit is implemented in signal receiving end, then echo cancellation is achieved, but phase difference between echoes and echo cancellation signals causes hybrid echoes

Engineering Contradiction:
Improveecho cancellation effectivenessVSAvoidhybrid echo
Core Design Contradiction:
ReliabilityVSObject-generated harmful factors

Solution Approach 1:

The patent applies preliminary action by delaying the echo cancellation signal in advance to match the phase of the actual echo signal. The delay amount is calculated based on the physical distance difference between the two DAC circuits, ensuring that when the echo cancellation signal reaches the receiving end, it is already phase-aligned with the echo signal, thereby preventing hybrid echo formation.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent changes the time delay parameter of the echo cancellation signal to compensate for the physical distance difference. By adjusting the delay parameter based on the calculated time difference (derived from physical distances and signal propagation speed), the system optimizes the phase alignment between echo and echo cancellation signals, eliminating hybrid echo while maintaining effective echo cancellation.

Inventive Principle:
Principle #35Parameter changes

2Adaptability or versatility

If physical distances between DAC circuits and signal receiving end differ, then circuit layout flexibility is improved, but phase difference between signals is introduced

Engineering Contradiction:
Improvecircuit layout flexibilityVSAvoidsignal phase alignment
Core Design Contradiction:
Adaptability or versatilityVSManufacturing precision

Solution Approach 1:

The system performs preliminary calculation of the time delay required based on the physical distance difference between DAC circuits and the signal receiving end. This pre-calculated delay is then applied to the echo cancellation signal path, allowing the system to accommodate flexible circuit layouts while maintaining precise signal phase alignment through compensatory time delay.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent introduces a delay circuit as an intermediary element between the second DAC and the signal receiving end. This intermediary component specifically addresses the phase misalignment caused by different physical distances, allowing the system to maintain both layout flexibility and signal synchronization by mediating the timing relationship between signals.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS11632229B2Signal transceiver circuit, method of operating signal transmitting circuit, and method of setting delay circuit
Publication Date: 2023.04.18 REALTEK SEMICON CORP
  • US11632229B2 patent drawing
  • US11632229B2 patent drawing
  • US11632229B2 patent drawing

AI summary

A signal transceiver circuit, a method of operating a signal transmitting circuit, and a method of setting a delay circuit are provided. The signal transceiver circuit is used to send an output signal and receive an input signal, and includes: a delay circuit for delaying a first clock to generate a second clock; a first digital-to-analog converter (DAC) for converting a first digital signal into the output signal according to the first clock; a second DAC for converting the first digital signal into an echo cancellation signal according to the second clock; an analog front-end circuit for receiving the input signal and the echo cancellation signal and generating an analog signal; and an analog-to-digital converter (ADC) for converting the analog signal into a second digital signal.