Silicon Quantum Processor Layout for Qudit Readout and Connectivity

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing silicon-based quantum processor architectures face a trade-off between high connectivity among data qudits and the ability to read the states of most or all data qudits, necessitating a design that balances these factors.

Innovation Solution

A silicon-based quantum processor architecture featuring unit cells with charge reservoirs, single-electron boxes, ancilla qudits, and data qudits arranged in rings around the reservoir, allowing for high 2D connectivity and direct readout of data qudit states through neighboring ancilla qudits.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If data qudits are arranged to interact with ancilla qudits for readout, then the proportion of readable data qudits increases, but the connectivity between data qudits decreases

Engineering Contradiction:
Improvereadout capabilityVSAvoidconnectivity
Core Design Contradiction:
Measurement precisionVSAdaptability or versatility

Solution Approach 1:

The patent transitions from linear array arrangements to two-dimensional lattice structures, allowing data qudits to have multiple neighbors in different spatial directions. This dimensional expansion enables simultaneous high connectivity (multiple interaction paths) and adequate readout capability through the lattice's geometric properties.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The quantum processor is divided into modular unit cells, each containing a specific arrangement of data qudits and ancilla qudits. This segmentation allows independent optimization of connectivity and readout in different regions, while the overall lattice structure maintains both properties system-wide.

Inventive Principle:
Principle #1Segmentation

2Measurement precision

If more data qudits are arranged to interact with ancilla qudits, then readout capability improves, but the number of connections between data qudits decreases

Engineering Contradiction:
Improvereadout capabilityVSAvoidconnection density
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

Ancilla qudits are positioned to serve multiple data qudits simultaneously, acting as shared readout interfaces. This multi-functionality reduces the total number of ancilla qudits needed while maintaining high readout capability across the lattice, thereby preserving connection density.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

Multiple data qudits are grouped around shared ancilla qudits in the lattice structure, merging their readout functions through common interfaces. This combining approach reduces the overall component count while maintaining individual readout capability for each data qudit.

Inventive Principle:
Principle #5Merging (Combining)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The architecture enables a high density of data qudits with sparse 2D connectivity, allowing for efficient readout of all data qudit states while maintaining a balanced connectivity network.

Implementation Method 1

a plurality of single-electron boxes, SEBs, that are gated charged islands separated from the charge reservoir by a tunnel barrier

Methodology Applied
Scientific EffectQuantum tunneling:

Implementation Method 2

the first plurality of qudits are provided around the charge reservoir and the plurality of SEBs... the SEBs are also capable of sensing the state of the first plurality of qudits

Methodology Applied
Scientific EffectElectrostatic interaction: Electrostatics

Data Source

PatentUS20260065114A1Silicon-based quantum processor
Publication Date: 2026.03.05 QUANTUM MOTION TECH LTD
  • US20260065114A1 patent drawing
  • US20260065114A1 patent drawing
  • US20260065114A1 patent drawing

AI summary

A silicon-based quantum processor is disclosed comprising a plurality of unit cells having respective qudits that can interact with one another, directly or indirectly. Each unit cell comprises a charge reservoir (101) and a plurality of single-electron boxes, SEBs, (103a,b,c,d) that are gated charged islands separated from the charge reservoir by a tunnel barrier. A first plurality of qudits for use as ancilla qudits (105a,b) are provided around each SEB. A second plurality of qudits (107a,b) for use as data qudits are provided around the first plurality of qudits. Each of the second plurality of qudits can interact with at least one of the first plurality of qudits so that the state of each of the second plurality of qudits can be read by one of the plurality of SEBs from a neighbouring one of the first plurality of qudits.