Single Diffusion Break Layout for Higher Active Region Density

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Semiconductor devices using single diffusion breaks formed with one dummy gate still require significant space, limiting active region density.

Innovation Solution

Implement a semiconductor device with a diffusion break that extends into the substrate and has a width less than the transistor gates, using a conformal sacrificial liner and a single spacer liner to reduce width, thereby saving area.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If a single dummy gate is used to form a diffusion break, then area is saved compared to double diffusion breaks, but the diffusion break still requires significant space in the device

Engineering Contradiction:
Improvearea of diffusion breakVSAvoidactive region density
Core Design Contradiction:
Area of stationary objectVSProductivity

Solution Approach 1:

The patent changes the width parameter of the diffusion break from being equal to gate width (in conventional approaches) to being less than gate width. This is achieved by forming the diffusion break with specific dimensional constraints (width less than transistor gate width) and extending it deeper into the substrate, thereby reducing the lateral space required while maintaining isolation functionality, which increases active region density.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent moves the diffusion break functionality from a primarily lateral (2D) structure to a structure that extends vertically into the substrate. By making the diffusion break extend deeper into the substrate with reduced lateral width, the solution utilizes the vertical dimension to achieve isolation, freeing up lateral space for increased active region density.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Area of stationary object

If diffusion break width is reduced to increase active region density, then area is saved, but manufacturing precision requirements increase

Engineering Contradiction:
Improvearea of diffusion breakVSAvoiddiffusion break width control
Core Design Contradiction:
Area of stationary objectVSManufacturing precision

Solution Approach 1:

The patent performs preliminary actions by forming the diffusion break structure with specific width and depth characteristics before final device assembly. The diffusion break is formed with predetermined dimensions (width less than gate width) and extended into the substrate in advance, establishing precise geometric constraints that guide subsequent manufacturing steps and ensure consistent isolation performance.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent employs selective etching processes that utilize plasma chemistry and gas-phase reactions to precisely define the diffusion break geometry. By controlling etch parameters (gas composition, pressure, temperature, power), the manufacturing process achieves high precision in forming the diffusion break width and depth, enabling reduced lateral dimensions while maintaining manufacturing control.

Inventive Principle:
Principle #29Pneumatics and hydraulics

Data Source

PatentUS12438034B2Narrowing single diffusion break
Publication Date: 2025.10.07 INTERNATIONAL BUSINESS MACHINE CORPORATION
  • US12438034B2 patent drawing
  • US12438034B2 patent drawing
  • US12438034B2 patent drawing

AI summary

Embodiments herein describe semiconductor devices with single diffusion breaks that are narrower than the gates of transistors in those devices. That is, rather than forming the diffusion breaks using a dummy gate (which would result in the diffusion breaks having the same width as the gates of the transistors) the embodiments herein use different means to establish the width of the diffusion break. As a result, the diffusion break can be narrower than traditional diffusion breaks formed using dummy gates, thereby saving area in the semiconductor device.