Single-Direction Bitline Layout for Nonvolatile Memory
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional nonvolatile semiconductor memory devices face issues with data skew due to differences in data bus lengths and increased size caused by bitlines extending in multiple directions from the cell array, complicating control circuit design and requiring larger layouts.
Innovation Solution
A nonvolatile semiconductor memory device design where bitlines extend in a single direction from the cell array, with a common source line and voltage control block on one side, utilizing voltage control circuits and transistors to manage voltage levels through a voltage-line metal layer, reducing data skew and layout area.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If bitlines extend in multiple directions from the cell array, then the memory device can accommodate more bitlines, but the layout area increases significantly and data skew occurs due to different data bus lengths
Solution Approach 1:
The patent transitions from a two-dimensional layout where bitlines extend in multiple directions (up, down, left, right) from the cell array to a one-dimensional configuration where all bitlines extend in a single direction. This dimensional simplification reduces the layout area required for voltage control blocks while maintaining the ability to accommodate multiple bitlines through linear arrangement.
Solution Approach 2:
The patent merges multiple voltage control blocks that were previously distributed in different directions from the cell array into a single consolidated voltage control block located at one end of the cell array. This merging eliminates redundant structures and reduces the overall layout area while still providing voltage control for all bitlines.
2Quantity of substance
If bitlines extend in multiple directions from the cell array, then more bitlines can be connected to voltage control blocks, but data skew occurs due to differences in data bus lengths complicating control circuit design
Solution Approach 1:
By changing the spatial arrangement from multi-directional (2D expansion) to single-direction (1D linear) bitline extension, the patent creates uniform data bus lengths from the voltage control block to all bitlines. This uniformity eliminates data skew issues and simplifies the timing control of the control circuit.
Solution Approach 2:
The patent concentrates all voltage control functionality into a single location (one end of the cell array) rather than distributing control blocks throughout the array. This localized approach ensures uniform signal paths to all bitlines, eliminating data skew while maintaining the ability to control multiple bitlines.
3Ease of operation
If bitlines extend in multiple directions from the cell array, then voltage control blocks can be positioned closer to bitlines, but the overall device size increases significantly
Solution Approach 1:
The patent combines multiple distributed voltage control blocks into a single consolidated block positioned at one end of the cell array. This merging reduces the total device area while maintaining voltage control accessibility to all bitlines through the unified control structure.
Solution Approach 2:
The patent reorganizes the spatial relationship between voltage control blocks and bitlines from a multi-directional distributed arrangement to a single-direction linear arrangement. This allows the voltage control block to serve all bitlines from one location without requiring extensive distribution across the device area.
Data Source
AI summary
A semiconductor memory device comprises a cell array including a plurality of memory cells. The semiconductor memory device further comprises a plurality of bitlines formed in a bit layer and connected to the plurality of memory cells, wherein the bitlines extend from the cell array along a single direction. A common source line is formed in a common source layer and adapted to provide a predetermined source voltage to the plurality of memory cells. A voltage control block comprising a plurality of voltage control circuits adapted to control the voltage levels of the plurality of bitlines through voltage supply lines formed in a voltage-line metal layer is formed on one side of the cell array.