Single-Line Four-Phase Clock Circuit for Low-Skew Timing
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In synchronous digital systems, particularly in memory, timing skew caused by variations in metal line dimensions leads to malfunctions, and existing delay lock loops using multiple independent clock lines are inefficient as chip density increases, resulting in significant skew and power consumption.
Innovation Solution
A minimized skew generator compresses four-phase clock signals into one signal, utilizing a single clock signal line and an enable signal line to convey all phase information, reducing skew and power requirements by using push-pull transistor schemes and a four-phase enable signal to distinguish phases.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If four separate clock lines are used to carry phase signals, then phase information can be transmitted, but timing skew increases due to variations in metal line width and height
Solution Approach 1:
The patent combines four separate phase clock signals (0°, 90°, 180°, 270°) into a single multiplexed clock line by encoding phase information in the timing relationships between transitions. This merging eliminates the need for four separate metal lines, reducing timing skew caused by line variations while maintaining all phase information through temporal encoding rather than spatial separation.
2Reliability
If four separate clock lines are used, then all phase signals can be delivered, but power consumption increases
Solution Approach 1:
By merging four separate clock line transmissions into a single multiplexed line, the patent reduces the total number of active signal paths from four to one. This consolidation directly reduces power consumption associated with driving multiple independent clock lines across the chip, while the phase information is preserved through the timing relationships of transitions within the single line.
3Productivity
If chip density increases, then more functionality is achieved, but routing distances increase causing more skew opportunities
Solution Approach 1:
The patent's single multiplexed clock line approach is particularly beneficial for high-density chips where routing distances are longer. By eliminating three of four separate clock lines, the invention reduces the total metal trace length and interconnect complexity, thereby minimizing the cumulative effect of timing skew that would otherwise accumulate over longer routing distances in high-density implementations.
4Reliability
If multiple independent clock lines are used, then phase signals can be transmitted independently, but circuitry complexity increases
Solution Approach 1:
The patent replaces four independent clock line circuits with a single multiplexed circuit that encodes phase information in the temporal domain. This reduces the number of clock buffers, drivers, and associated control logic from four separate circuits to one unified circuit, significantly simplifying the overall circuitry while maintaining the ability to transmit all four phase signals through timing-encoded transitions.
Data Source
AI summary
The system described herein provides a minimized skew generator that has very small timing variation. Four phase signals are compressed into one signal including the four phase information. Therefore, the signal with all of the phase information travels on the same line, thus avoiding the concerns of skewing based on different sizes of metal lines. Since there are two rising edges and two falling edges within one signal, an enable line is utilized to select between the first and second, rising and falling edges. With this processing, the system has only one critical signal output, thus requiring only one signal line. Skewing of the signals and the amount of power required are both reduced.