Single-Line Asynchronous Serial Protocol for Chip Communication
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing serial communication protocols, such as SGPIO, require multiple signal cables for data transmission between chips, leading to significant occupation of hardware resources and increased costs, which is unsustainable as server complexity and performance demands rise.
Innovation Solution
A single-line asynchronous serial communication protocol is introduced, allowing data communication through a single signal cable and enabling accurate connection verification, thereby reducing hardware resource usage and costs.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a serial communication protocol like SGPIO is used for data transmission between chips, then data communication can be achieved, but multiple signal cables are required which occupy hardware resources and increase costs
Solution Approach 1:
The patent combines multiple communication functions (data transmission, connection verification, acknowledgment) into a single signal cable. The first cable transmits both data packets and connection verification signals bidirectionally, eliminating the need for separate cables for different functions that traditional protocols require.
Solution Approach 2:
The single signal cable serves multiple purposes: transmitting data from the first chip to the second chip, transmitting connection verification signals in both directions, and carrying acknowledgment signals. This multi-functional approach replaces the multiple specialized cables required by SGPIO protocol.
2Adaptability or versatility
If multiple signal cables are configured for serial communication, then communication functions are ensured, but hardware resource occupation and costs increase
Solution Approach 1:
The patent merges the functions of multiple cables into one by making the single signal cable capable of bidirectional communication, data transmission, and connection verification. This consolidation reduces the cable quantity from four in SGPIO to one in the proposed protocol.
Solution Approach 2:
The protocol uses periodic signal transmission where the first chip sends data packets followed by connection verification signals, and the second chip responds with acknowledgment signals. This periodic bidirectional communication pattern enables multiple functions to be achieved through a single cable over time.
Data Source
Figure 1~3
Figure 4
Figure 5~6
AI summary
A communication method and system, a device, and a computer-readable storage medium are disclosed. The method is applied to a first device and a second device. The first device and the second device implement data communication through a target signal cable. The method includes: The first device constructs to-be-sent multi-bit target data into at least one target data packet based on a preset format, where each target data packet includes at least one bit of target data and multi-bit identification data, and the multi-bit identification data in each target data packet is used to indicate a quantity and locations of target data in a corresponding target data packet. The first device packs each bit of data in the at least one target data packet, so that different data has different signal waveforms after being packed. The first device sequentially sends each bit of packed data to the second device through the target signal cable. When the method is used for communication, hardware resources of the first device and the second device can be effectively saved, thereby reducing development costs of the first device and the second device.