Single-Line Serial Peripheral Interface Protocol
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing communication systems for motor vehicles require multiple data lines for bidirectional data transmission, leading to increased costs and complexity.
Innovation Solution
A communication system utilizing a single data line for both data and clock signals, with a data transmission protocol that allows simultaneous transmission of clock and data signals, enabling efficient data exchange between a master unit and slave units without the need for separate clock lines.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If multiple data lines and clock lines are used for bidirectional data transmission between master unit and slave units, then data transmission reliability and functionality are improved, but hardware complexity and costs increase
Solution Approach 1:
The patent merges the clock signal transmission and data signal transmission into a single shared data line. The master unit transmits both clock signals and data signals through the same physical line, eliminating the need for separate clock lines and reducing the overall number of connection lines required for communication between master and slave units.
Solution Approach 2:
The single data line serves multiple functions: it acts as both a clock signal transmission medium and a data signal transmission medium. The protocol enables the line to carry different types of signals (clock, data request, data) depending on the transmission mode and timing, making the line a universal communication channel.
2Ease of operation
If separate clock lines and data lines are used for communication, then signal transmission clarity is improved, but hardware costs and complexity increase
Solution Approach 1:
The patent combines separate clock and data transmission functions into a single line, reducing the number of physical connections that need to be manufactured and assembled. This merging approach directly reduces hardware costs while the protocol maintains signal clarity through timing-based differentiation.
Solution Approach 2:
The protocol uses periodic clock signals transmitted through the shared line to create clear timing references for data transmission. The periodic nature of the clock signals allows the receiving unit to synchronize data capture at appropriate moments, maintaining signal clarity despite the shared medium.
3Device complexity
If a single data line is used for both clock and data signals, then hardware complexity and costs are reduced, but signal transmission security and robustness may be compromised
Solution Approach 1:
The protocol incorporates feedback mechanisms where the master unit receives acknowledgment signals from slave units through the same shared line. This feedback loop allows the master to verify successful data reception and transmission, ensuring robustness and security of the communication despite the reduced number of lines.
Solution Approach 2:
The periodic clock signals provide consistent timing references that enable reliable synchronization between master and slave units. The regular timing patterns make it difficult for unauthorized or corrupted signals to be introduced, enhancing transmission security through temporal predictability.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
Electronic communication system, comprising at least one first and one second communication unit (1, 2) connected together by way of at least one first data line (3), wherein the communication system comprises a data transfer protocol according to which the first communication unit (1) transfers a data request signal or clock signal at least once over the first data line (3) to the second communication unit (2) in at least one first data transmission mode for synchronous data transmission and wherein the second communication unit (2) transfers a data signal as an answer to the data request signal or the clock signal over the first data line (3) to the first communication unit (1).