Single-Node Avionics Architecture for Multi-Stage Missile Systems
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current multi-stage missile interceptor designs are complex and costly due to separate booster and payload avionic processing, leading to increased weight, complexity, and inter-stage connection requirements, which hinder performance and efficiency.
Innovation Solution
A single-node-centric micro-processing system is implemented within the Kill Vehicle (KV) or payload, using a scalable digital interface unit with an IEEE 1394b bus interface to perform autopilot, guidance, and navigation functions, reducing the need for redundant processors and inter-stage interfaces.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If separate booster and payload avionic processing is used, then independent control functions are provided, but design complexity and cost increase
Solution Approach 1:
The patent consolidates avionic processing from separate booster and payload systems into a single integrated payload avionic system. The single processor provides all control functions (autopilot, guidance, navigation, tracking, mid-course communication, and target discrimination) that were previously distributed across multiple independent systems, thereby reducing design complexity while maintaining functional independence through software partitioning.
Solution Approach 2:
The integrated payload avionic system employs a universal processor that performs multiple functions across different flight phases and stages. The same hardware platform executes diverse control algorithms for booster phase, mid-course phase, and terminal phase, replacing the need for stage-specific processors and reducing overall system complexity.
2Reliability
If separate booster and payload avionic processing is used, then independent control functions are provided, but weight increases
Solution Approach 1:
The patent merges separate avionic systems into a single integrated payload avionic system, eliminating redundant hardware components. By consolidating processors, memory, and communication interfaces into one unified system, the overall weight of the avionic suite is reduced while maintaining all necessary control functions through software-based task separation.
3Loss of information
If point-to-point serial interfaces are used between stages, then communication is established, but the number of interfaces increases factorially
Solution Approach 1:
The patent extracts the communication interface requirements from the traditional point-to-point architecture and consolidates them into a single standardized interface. The payload avionic system uses one IEEE 1394b serial interface that can communicate with multiple stages simultaneously, eliminating the need for N! separate interfaces and dramatically reducing communication complexity.
4Loss of information
If point-to-point serial interfaces are used between stages, then communication is established, but cabling weight increases
Solution Approach 1:
The patent merges multiple separate communication cables into a single IEEE 1394b cable that carries all communication traffic between the payload avionic system and multiple stages. This unified cabling approach dramatically reduces the total weight of inter-stage cabling compared to the traditional point-to-point architecture that required separate cables for each interface.
5Reliability
If redundant electronic hardware is used, then reliability is improved, but cost increases
Solution Approach 1:
The patent merges redundant electronic hardware from separate booster and payload avionic systems into a single integrated payload avionic system. By eliminating duplicate processors, memory, and communication interfaces, the overall system cost is reduced while reliability is maintained through software-based fault tolerance and single-point system architecture.
Data Source
Figure 1
Figure 2a
Figure 2b
AI summary
A multi-stage missile with plural stages adapted to be physically coupled to and decoupled from adjacent stages and a processor disposed on a single stage for controlling each stage thereof. In the illustrative embodiment, the processor includes a field programmable gate array. In the illustrative embodiment, the processor is disposed on stage 4 of a four-stage missile and performs guidance and navigation functions for each stage and control functions for stages 2, 3 and 4. In a specific embodiment, a serial bus interface is included for coupling the processor to electronic circuitry on each of the stages of the missile. In the best mode, the interface is an IEEE 1394b interface with a physical layer interface and a link layer interface.