Single-Parity SOVA Decoding With Fewer Channel Decoder Blocks
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing digital data detection and decoding systems require complex hardware and consume significant resources due to the need for iterative processing and multiple decoders, leading to inefficiencies in area usage, power consumption, and processing time.
Innovation Solution
A system utilizing a SOVA channel detector with single parity (SOVASP) that eliminates the need for column decoders and reduces hardware complexity by using parity bits to enhance bit decision accuracy and trellis pruning, allowing for improved performance without iterative processing.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional iterative decoding systems are used, then decoding accuracy can be improved, but hardware complexity and resource consumption increase significantly
Solution Approach 1:
The patent extracts and removes the column decoder component from the traditional iterative decoding system. By eliminating the column decoder and its associated iterative processing logic, the system achieves significant hardware simplification while maintaining decoding accuracy through the row decoder's use of soft outputs and reliability information
Solution Approach 2:
The patent segments the decoding function into separate row decoder and column processing stages, where the row decoder performs the primary decoding using soft outputs and reliability information, while column processing is simplified to basic parity checking without requiring a full column decoder implementation
2Reliability
If multiple decoders and iterative processing are implemented, then decoding performance improves, but power consumption increases
Solution Approach 1:
By removing the column decoder and iterative processing mechanisms, the patent eliminates the primary sources of power consumption in traditional systems. The single-pass row decoder approach with simplified column parity checking requires significantly less computational energy while maintaining decoding performance
3Reliability
If iterative processing and multiple decoders are used, then decoding accuracy is improved, but processing time increases
Solution Approach 1:
The patent performs preliminary soft decoding in the row decoder using reliability information before final hard decisions are made. This preliminary processing with soft outputs and reliability metrics allows the system to achieve high decoding accuracy in a single pass without requiring multiple iterative cycles
Solution Approach 2:
By eliminating the iterative processing loop and column decoder, the patent removes the time-consuming repeated processing cycles. The system achieves decoding in a single forward pass through the row decoder followed by simple column parity checks, dramatically reducing processing time
4Reliability
If traditional decoder architecture is used, then decoding capability is sufficient, but IC area requirements increase
Solution Approach 1:
The patent removes the column decoder block and its associated memory and logic elements, freeing up significant IC area. The row decoder is optimized to use soft outputs and reliability information efficiently, achieving full decoding capability without the area overhead of column decoding hardware
Solution Approach 2:
The patent merges the column parity checking function directly into the row decoder output stage, eliminating the need for separate column decoder hardware. This integration allows the system to maintain full decoding capability while reducing IC area requirements
Data Source
AI summary
A data detection and decoding system includes a SOVA channel detector that uses single parity (SOVASP) to improve the accuracy with which the detector estimates bits. Each column or row read back from the read channel constitutes a code word and each code word is encoded to satisfy single parity. Because the SOVASP channel detector detects whether each code word satisfies single parity, it is unnecessary to use both a column decoder and a row decoder in the channel decoder. Either the row decoder or the column decoder can be eliminated depending on whether bits are read back on a column-by-column basis or on a row-by-row basis. This reduction in components reduces hardware complexity and improves system performance. The output of the row or column decoder is received by a second detector that processes the output received from the decoder to recover the original information bits.